Do a major clean-up of the BUSDMA architecture. A large number of
[dragonfly.git] / sys / dev / netif / lnc / if_lnc_pci.c
CommitLineData
cfa96c6c
SZ
1/* $NetBSD: if_le_pci.c,v 1.43 2005/12/11 12:22:49 christos Exp $ */
2/* $FreeBSD: src/sys/dev/le/if_le_pci.c,v 1.4 2006/06/05 15:14:14 marius Exp $ */
1f7ab7c9 3/* $DragonFly: src/sys/dev/netif/lnc/if_lnc_pci.c,v 1.11 2006/10/25 20:55:57 dillon Exp $ */
cfa96c6c
SZ
4
5
6/*-
7 * Copyright (c) 1997, 1998 The NetBSD Foundation, Inc.
8 * All rights reserved.
9 *
10 * This code is derived from software contributed to The NetBSD Foundation
11 * by Charles M. Hannum and by Jason R. Thorpe of the Numerical Aerospace
12 * Simulation Facility, NASA Ames Research Center.
13 *
14 * Redistribution and use in source and binary forms, with or without
15 * modification, are permitted provided that the following conditions
16 * are met:
17 * 1. Redistributions of source code must retain the above copyright
18 * notice, this list of conditions and the following disclaimer.
19 * 2. Redistributions in binary form must reproduce the above copyright
20 * notice, this list of conditions and the following disclaimer in the
21 * documentation and/or other materials provided with the distribution.
22 * 3. All advertising materials mentioning features or use of this software
23 * must display the following acknowledgement:
24 * This product includes software developed by the NetBSD
25 * Foundation, Inc. and its contributors.
26 * 4. Neither the name of The NetBSD Foundation nor the names of its
27 * contributors may be used to endorse or promote products derived
28 * from this software without specific prior written permission.
29 *
30 * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
31 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
32 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
33 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
34 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
35 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
36 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
37 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
38 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
39 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
40 * POSSIBILITY OF SUCH DAMAGE.
41 */
42
43/*-
44 * Copyright (c) 1992, 1993
45 * The Regents of the University of California. All rights reserved.
46 *
47 * This code is derived from software contributed to Berkeley by
48 * Ralph Campbell and Rick Macklem.
6b8fd2d9
MD
49 *
50 * Redistribution and use in source and binary forms, with or without
51 * modification, are permitted provided that the following conditions
52 * are met:
53 * 1. Redistributions of source code must retain the above copyright
cfa96c6c 54 * notice, this list of conditions and the following disclaimer.
6b8fd2d9
MD
55 * 2. Redistributions in binary form must reproduce the above copyright
56 * notice, this list of conditions and the following disclaimer in the
57 * documentation and/or other materials provided with the distribution.
cfa96c6c
SZ
58 * 3. Neither the name of the University nor the names of its contributors
59 * may be used to endorse or promote products derived from this software
60 * without specific prior written permission.
6b8fd2d9 61 *
cfa96c6c 62 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
6b8fd2d9
MD
63 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
64 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
cfa96c6c 65 * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
6b8fd2d9
MD
66 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
67 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
68 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
69 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
70 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
71 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
72 * SUCH DAMAGE.
73 *
cfa96c6c 74 * @(#)if_le.c 8.2 (Berkeley) 11/16/93
6b8fd2d9
MD
75 */
76
77#include <sys/param.h>
78#include <sys/systm.h>
6b8fd2d9 79#include <sys/bus.h>
cfa96c6c
SZ
80#include <sys/endian.h>
81#include <sys/kernel.h>
82#include <sys/lock.h>
83#include <sys/module.h>
84#include <sys/resource.h>
6b8fd2d9 85#include <sys/rman.h>
cfa96c6c 86#include <sys/socket.h>
78195a76 87
6b8fd2d9
MD
88#include <net/ethernet.h>
89#include <net/if.h>
cfa96c6c 90#include <net/if_media.h>
6b8fd2d9
MD
91#include <net/if_arp.h>
92
93#include <bus/pci/pcireg.h>
94#include <bus/pci/pcivar.h>
95
cfa96c6c
SZ
96#include <dev/netif/lnc/lancereg.h>
97#include <dev/netif/lnc/lancevar.h>
98#include <dev/netif/lnc/am79900var.h>
6b8fd2d9 99
cfa96c6c
SZ
100#define AMD_VENDOR 0x1022
101#define AMD_PCNET_PCI 0x2000
102#define AMD_PCNET_HOME 0x2001
103#define PCNET_MEMSIZE (32*1024)
104#define PCNET_PCI_RDP 0x10
105#define PCNET_PCI_RAP 0x12
106#define PCNET_PCI_BDP 0x16
6b8fd2d9 107
cfa96c6c 108#define LNC_PROBE_PRIORITY -100
6b8fd2d9 109
cfa96c6c
SZ
110struct le_pci_softc {
111 struct am79900_softc sc_am79900; /* glue to MI code */
c97b05f2 112
cfa96c6c
SZ
113 int sc_rrid;
114 struct resource *sc_rres;
115 bus_space_tag_t sc_regt;
116 bus_space_handle_t sc_regh;
117
118 int sc_irid;
119 struct resource *sc_ires;
120 void *sc_ih;
121
122 bus_dma_tag_t sc_pdmat;
123 bus_dma_tag_t sc_dmat;
124 bus_dmamap_t sc_dmam;
125};
126
127static device_probe_t le_pci_probe;
128static device_attach_t le_pci_attach;
129static device_detach_t le_pci_detach;
130static device_resume_t le_pci_resume;
131static device_suspend_t le_pci_suspend;
132
133static device_method_t le_pci_methods[] = {
134 /* Device interface */
135 DEVMETHOD(device_probe, le_pci_probe),
136 DEVMETHOD(device_attach, le_pci_attach),
137 DEVMETHOD(device_detach, le_pci_detach),
138 /* We can just use the suspend method here. */
139 DEVMETHOD(device_shutdown, le_pci_suspend),
140 DEVMETHOD(device_suspend, le_pci_suspend),
141 DEVMETHOD(device_resume, le_pci_resume),
142
143 { 0, 0 }
144};
145
146DEFINE_CLASS_0(lnc, le_pci_driver, le_pci_methods, sizeof(struct le_pci_softc));
147DRIVER_MODULE(lnc, pci, le_pci_driver, le_devclass, 0, 0);
148MODULE_DEPEND(lnc, ether, 1, 1, 1);
149
150static const int le_home_supmedia[] = {
151 IFM_MAKEWORD(IFM_ETHER, IFM_HPNA_1, 0, 0)
152};
153
154static const int le_pci_supmedia[] = {
155 IFM_MAKEWORD(IFM_ETHER, IFM_AUTO, 0, 0),
156 IFM_MAKEWORD(IFM_ETHER, IFM_AUTO, IFM_FDX, 0),
157 IFM_MAKEWORD(IFM_ETHER, IFM_10_T, 0, 0),
158 IFM_MAKEWORD(IFM_ETHER, IFM_10_T, IFM_FDX, 0),
159 IFM_MAKEWORD(IFM_ETHER, IFM_10_5, 0, 0),
160 IFM_MAKEWORD(IFM_ETHER, IFM_10_5, IFM_FDX, 0)
161};
162
163static void le_pci_wrbcr(struct lance_softc *, uint16_t, uint16_t);
164static uint16_t le_pci_rdbcr(struct lance_softc *, uint16_t);
165static void le_pci_wrcsr(struct lance_softc *, uint16_t, uint16_t);
166static uint16_t le_pci_rdcsr(struct lance_softc *, uint16_t);
167static int le_pci_mediachange(struct lance_softc *);
168static void le_pci_hwreset(struct lance_softc *);
169static bus_dmamap_callback_t le_pci_dma_callback;
170
171static void
172le_pci_wrbcr(struct lance_softc *sc, uint16_t port, uint16_t val)
6b8fd2d9 173{
cfa96c6c 174 struct le_pci_softc *lesc = (struct le_pci_softc *)sc;
6b8fd2d9 175
cfa96c6c
SZ
176 bus_space_write_2(lesc->sc_regt, lesc->sc_regh, PCNET_PCI_RAP, port);
177 bus_space_barrier(lesc->sc_regt, lesc->sc_regh, PCNET_PCI_RAP, 2,
178 BUS_SPACE_BARRIER_WRITE);
179 bus_space_write_2(lesc->sc_regt, lesc->sc_regh, PCNET_PCI_BDP, val);
180}
181
182static uint16_t
183le_pci_rdbcr(struct lance_softc *sc, uint16_t port)
184{
185 struct le_pci_softc *lesc = (struct le_pci_softc *)sc;
186
187 bus_space_write_2(lesc->sc_regt, lesc->sc_regh, PCNET_PCI_RAP, port);
188 bus_space_barrier(lesc->sc_regt, lesc->sc_regh, PCNET_PCI_RAP, 2,
189 BUS_SPACE_BARRIER_WRITE);
190 return (bus_space_read_2(lesc->sc_regt, lesc->sc_regh, PCNET_PCI_BDP));
191}
192
193static void
194le_pci_wrcsr(struct lance_softc *sc, uint16_t port, uint16_t val)
195{
196 struct le_pci_softc *lesc = (struct le_pci_softc *)sc;
197
198 bus_space_write_2(lesc->sc_regt, lesc->sc_regh, PCNET_PCI_RAP, port);
199 bus_space_barrier(lesc->sc_regt, lesc->sc_regh, PCNET_PCI_RAP, 2,
200 BUS_SPACE_BARRIER_WRITE);
201 bus_space_write_2(lesc->sc_regt, lesc->sc_regh, PCNET_PCI_RDP, val);
202}
203
204static uint16_t
205le_pci_rdcsr(struct lance_softc *sc, uint16_t port)
206{
207 struct le_pci_softc *lesc = (struct le_pci_softc *)sc;
208
209 bus_space_write_2(lesc->sc_regt, lesc->sc_regh, PCNET_PCI_RAP, port);
210 bus_space_barrier(lesc->sc_regt, lesc->sc_regh, PCNET_PCI_RAP, 2,
211 BUS_SPACE_BARRIER_WRITE);
212 return (bus_space_read_2(lesc->sc_regt, lesc->sc_regh, PCNET_PCI_RDP));
213}
214
215static int
216le_pci_mediachange(struct lance_softc *sc)
217{
218 struct ifmedia *ifm = &sc->sc_media;
219 uint16_t reg;
220
221 if (IFM_TYPE(ifm->ifm_media) != IFM_ETHER)
222 return (EINVAL);
223
224 if (IFM_SUBTYPE(ifm->ifm_media) == IFM_HPNA_1)
225 le_pci_wrbcr(sc, LE_BCR49,
226 (le_pci_rdbcr(sc, LE_BCR49) & ~LE_B49_PHYSEL) | 0x1);
227 else if (IFM_SUBTYPE(ifm->ifm_media) == IFM_AUTO)
228 le_pci_wrbcr(sc, LE_BCR2,
229 le_pci_rdbcr(sc, LE_BCR2) | LE_B2_ASEL);
230 else {
231 le_pci_wrbcr(sc, LE_BCR2,
232 le_pci_rdbcr(sc, LE_BCR2) & ~LE_B2_ASEL);
233
234 reg = le_pci_rdcsr(sc, LE_CSR15);
235 reg &= ~LE_C15_PORTSEL(LE_PORTSEL_MASK);
236 if (IFM_SUBTYPE(ifm->ifm_media) == IFM_10_T)
237 reg |= LE_C15_PORTSEL(LE_PORTSEL_10T);
238 else
239 reg |= LE_C15_PORTSEL(LE_PORTSEL_AUI);
240 le_pci_wrcsr(sc, LE_CSR15, reg);
6b8fd2d9 241 }
cfa96c6c
SZ
242
243 reg = le_pci_rdbcr(sc, LE_BCR9);
244 if (IFM_OPTIONS(ifm->ifm_media) & IFM_FDX) {
245 reg |= LE_B9_FDEN;
246 /*
247 * Allow FDX on AUI only if explicitly chosen,
248 * not in autoselect mode.
249 */
250 if (IFM_SUBTYPE(ifm->ifm_media) == IFM_10_5)
251 reg |= LE_B9_AUIFD;
252 else
253 reg &= ~LE_B9_AUIFD;
254 } else
255 reg &= ~LE_B9_FDEN;
256 le_pci_wrbcr(sc, LE_BCR9, reg);
257
258 return (0);
259}
260
261static void
262le_pci_hwreset(struct lance_softc *sc)
263{
264
265 /*
266 * Chip is stopped. Set software style to PCnet-PCI (32-bit).
267 * Actually, am79900.c implements ILACC support (hence its
268 * name) but unfortunately VMware does not. As far as this
269 * driver is concerned that should not make a difference
270 * though, as the settings used have the same meaning for
271 * both, ILACC and PCnet-PCI (note that there would be a
272 * difference for the ADD_FCS/NO_FCS bit if used).
273 */
274 le_pci_wrbcr(sc, LE_BCR20, LE_B20_SSTYLE_PCNETPCI2);
6b8fd2d9
MD
275}
276
277static void
cfa96c6c 278le_pci_dma_callback(void *xsc, bus_dma_segment_t *segs, int nsegs, int error)
6b8fd2d9 279{
cfa96c6c
SZ
280 struct lance_softc *sc = (struct lance_softc *)xsc;
281
282 if (error != 0)
283 return;
284 KASSERT(nsegs == 1, ("%s: bad DMA segment count", __func__));
285 sc->sc_addr = segs[0].ds_addr;
6b8fd2d9
MD
286}
287
288static int
cfa96c6c 289le_pci_probe(device_t dev)
6b8fd2d9 290{
cfa96c6c
SZ
291
292 if (pci_get_vendor(dev) != AMD_VENDOR)
293 return (ENXIO);
294
295 switch (pci_get_device(dev)) {
296 case AMD_PCNET_PCI:
297 device_set_desc(dev, "AMD PCnet-PCI");
298 /* Let pcn(4) win. */
299 return (LNC_PROBE_PRIORITY);
300 case AMD_PCNET_HOME:
301 device_set_desc(dev, "AMD PCnet-Home");
302 /* Let pcn(4) win. */
303 return (LNC_PROBE_PRIORITY);
304 default:
305 return (ENXIO);
c97b05f2 306 }
cfa96c6c
SZ
307}
308
309static int
310le_pci_attach(device_t dev)
311{
312 struct le_pci_softc *lesc;
313 struct lance_softc *sc;
314 int error, i;
315
316 lesc = device_get_softc(dev);
317 sc = &lesc->sc_am79900.lsc;
6b8fd2d9 318
cfa96c6c
SZ
319 pci_enable_busmaster(dev);
320 pci_enable_io(dev, PCIM_CMD_PORTEN);
6b8fd2d9 321
cfa96c6c
SZ
322 lesc->sc_rrid = PCIR_BAR(0);
323 lesc->sc_rres = bus_alloc_resource_any(dev, SYS_RES_IOPORT,
324 &lesc->sc_rrid, RF_ACTIVE);
325 if (lesc->sc_rres == NULL) {
326 device_printf(dev, "cannot allocate registers\n");
c97b05f2 327 error = ENXIO;
cfa96c6c 328 goto fail_mtx;
c97b05f2 329 }
cfa96c6c
SZ
330 lesc->sc_regt = rman_get_bustag(lesc->sc_rres);
331 lesc->sc_regh = rman_get_bushandle(lesc->sc_rres);
6b8fd2d9 332
cfa96c6c
SZ
333 lesc->sc_irid = 0;
334 if ((lesc->sc_ires = bus_alloc_resource_any(dev, SYS_RES_IRQ,
335 &lesc->sc_irid, RF_SHAREABLE | RF_ACTIVE)) == NULL) {
336 device_printf(dev, "cannot allocate interrupt\n");
337 error = ENXIO;
338 goto fail_rres;
6b8fd2d9
MD
339 }
340
cfa96c6c
SZ
341 error = bus_dma_tag_create(
342 NULL, /* parent */
343 1, 0, /* alignment, boundary */
344 BUS_SPACE_MAXADDR_32BIT, /* lowaddr */
345 BUS_SPACE_MAXADDR, /* highaddr */
346 NULL, NULL, /* filter, filterarg */
347 BUS_SPACE_MAXSIZE_32BIT, /* maxsize */
348 0, /* nsegments */
349 BUS_SPACE_MAXSIZE_32BIT, /* maxsegsize */
350 BUS_DMA_WAITOK, /* flags */
351 &lesc->sc_pdmat);
352 if (error != 0) {
353 device_printf(dev, "cannot allocate parent DMA tag\n");
354 goto fail_ires;
6b8fd2d9
MD
355 }
356
cfa96c6c
SZ
357 sc->sc_memsize = PCNET_MEMSIZE;
358 /*
359 * For Am79C970A, Am79C971 and Am79C978 the init block must be 2-byte
360 * aligned and the ring descriptors must be 16-byte aligned when using
361 * a 32-bit software style.
362 */
363 error = bus_dma_tag_create(
364 lesc->sc_pdmat, /* parent */
365 16, 0, /* alignment, boundary */
366 BUS_SPACE_MAXADDR_32BIT, /* lowaddr */
367 BUS_SPACE_MAXADDR, /* highaddr */
368 NULL, NULL, /* filter, filterarg */
369 sc->sc_memsize, /* maxsize */
370 1, /* nsegments */
371 sc->sc_memsize, /* maxsegsize */
372 BUS_DMA_WAITOK, /* flags */
373 &lesc->sc_dmat);
374 if (error != 0) {
375 device_printf(dev, "cannot allocate buffer DMA tag\n");
376 goto fail_pdtag;
c97b05f2 377 }
6b8fd2d9 378
cfa96c6c
SZ
379 error = bus_dmamem_alloc(lesc->sc_dmat, (void **)&sc->sc_mem,
380 BUS_DMA_WAITOK | BUS_DMA_COHERENT, &lesc->sc_dmam);
381 if (error != 0) {
382 device_printf(dev, "cannot allocate DMA buffer memory\n");
383 goto fail_dtag;
384 }
385
386 sc->sc_addr = 0;
387 error = bus_dmamap_load(lesc->sc_dmat, lesc->sc_dmam, sc->sc_mem,
388 sc->sc_memsize, le_pci_dma_callback, sc, 0);
389 if (error != 0 || sc->sc_addr == 0) {
390 device_printf(dev, "cannot load DMA buffer map\n");
391 goto fail_dmem;
392 }
393
394 sc->sc_flags = LE_BSWAP;
395 sc->sc_conf3 = 0;
396
397 sc->sc_mediastatus = NULL;
398 switch (pci_get_device(dev)) {
399 case AMD_PCNET_HOME:
400 sc->sc_mediachange = le_pci_mediachange;
401 sc->sc_supmedia = le_home_supmedia;
402 sc->sc_nsupmedia = sizeof(le_home_supmedia) / sizeof(int);
403 sc->sc_defaultmedia = le_home_supmedia[0];
404 break;
405 default:
406 sc->sc_mediachange = le_pci_mediachange;
407 sc->sc_supmedia = le_pci_supmedia;
408 sc->sc_nsupmedia = sizeof(le_pci_supmedia) / sizeof(int);
409 sc->sc_defaultmedia = le_pci_supmedia[0];
410 }
411
412 /*
413 * Extract the physical MAC address from the ROM.
414 */
415 for (i = 0; i < sizeof(sc->sc_enaddr); i++)
416 sc->sc_enaddr[i] =
417 bus_space_read_1(lesc->sc_regt, lesc->sc_regh, i);
418
419 sc->sc_copytodesc = lance_copytobuf_contig;
420 sc->sc_copyfromdesc = lance_copyfrombuf_contig;
421 sc->sc_copytobuf = lance_copytobuf_contig;
422 sc->sc_copyfrombuf = lance_copyfrombuf_contig;
423 sc->sc_zerobuf = lance_zerobuf_contig;
424
425 sc->sc_rdcsr = le_pci_rdcsr;
426 sc->sc_wrcsr = le_pci_wrcsr;
427 sc->sc_hwreset = le_pci_hwreset;
428 sc->sc_hwinit = NULL;
429 sc->sc_hwintr = NULL;
430 sc->sc_nocarrier = NULL;
431
432 error = am79900_config(&lesc->sc_am79900, device_get_name(dev),
433 device_get_unit(dev));
434 if (error != 0) {
435 device_printf(dev, "cannot attach Am79900\n");
436 goto fail_dmap;
c97b05f2
JS
437 }
438
cfa96c6c
SZ
439 error = bus_setup_intr(dev, lesc->sc_ires, INTR_NETSAFE | INTR_MPSAFE,
440 am79900_intr, sc, &lesc->sc_ih, sc->ifp->if_serializer);
441 if (error != 0) {
442 device_printf(dev, "cannot set up interrupt\n");
443 goto fail_am79900;
6b8fd2d9 444 }
c97b05f2 445
6b8fd2d9 446 return (0);
c97b05f2 447
cfa96c6c
SZ
448 fail_am79900:
449 am79900_detach(&lesc->sc_am79900);
450 fail_dmap:
451 bus_dmamap_unload(lesc->sc_dmat, lesc->sc_dmam);
452 fail_dmem:
453 bus_dmamem_free(lesc->sc_dmat, sc->sc_mem, lesc->sc_dmam);
454 fail_dtag:
455 bus_dma_tag_destroy(lesc->sc_dmat);
456 fail_pdtag:
457 bus_dma_tag_destroy(lesc->sc_pdmat);
458 fail_ires:
459 bus_release_resource(dev, SYS_RES_IRQ, lesc->sc_irid, lesc->sc_ires);
460 fail_rres:
461 bus_release_resource(dev, SYS_RES_IOPORT, lesc->sc_rrid, lesc->sc_rres);
462 fail_mtx:
463 return (error);
6b8fd2d9
MD
464}
465
466static int
cfa96c6c 467le_pci_detach(device_t dev)
6b8fd2d9 468{
cfa96c6c
SZ
469 struct le_pci_softc *lesc;
470 struct lance_softc *sc;
6b8fd2d9 471
cfa96c6c
SZ
472 lesc = device_get_softc(dev);
473 sc = &lesc->sc_am79900.lsc;
6b8fd2d9 474
c97b05f2 475 if (device_is_attached(dev)) {
cfa96c6c
SZ
476 lwkt_serialize_enter(sc->ifp->if_serializer);
477 lance_stop(sc);
478 bus_teardown_intr(dev, lesc->sc_ires, lesc->sc_ih);
479 lwkt_serialize_exit(sc->ifp->if_serializer);
cdf89432 480
cfa96c6c 481 am79900_detach(&lesc->sc_am79900);
cdf89432 482 }
c97b05f2 483
cfa96c6c
SZ
484 if (lesc->sc_ires)
485 bus_release_resource(dev, SYS_RES_IRQ, lesc->sc_irid, lesc->sc_ires);
486 if (lesc->sc_rres)
487 bus_release_resource(dev, SYS_RES_IOPORT, lesc->sc_rrid, lesc->sc_rres);
488 if (lesc->sc_dmam) {
489 bus_dmamap_unload(lesc->sc_dmat, lesc->sc_dmam);
490 bus_dmamem_free(lesc->sc_dmat, sc->sc_mem, lesc->sc_dmam);
c97b05f2 491 }
cfa96c6c
SZ
492 if (lesc->sc_dmat)
493 bus_dma_tag_destroy(lesc->sc_dmat);
494 if (lesc->sc_pdmat)
495 bus_dma_tag_destroy(lesc->sc_pdmat);
6b8fd2d9 496
6b8fd2d9
MD
497 return (0);
498}
499
cfa96c6c
SZ
500static int
501le_pci_suspend(device_t dev)
502{
503 struct le_pci_softc *lesc;
6b8fd2d9 504
cfa96c6c
SZ
505 lesc = device_get_softc(dev);
506
507 lance_suspend(&lesc->sc_am79900.lsc);
508
509 return (0);
510}
6b8fd2d9 511
cfa96c6c
SZ
512static int
513le_pci_resume(device_t dev)
514{
515 struct le_pci_softc *lesc;
516
517 lesc = device_get_softc(dev);
518
519 lance_resume(&lesc->sc_am79900.lsc);
520
521 return (0);
522}