mpt(4): Sync with FreeBSD.
[dragonfly.git] / sys / dev / disk / mpt / mpt_cam.c
CommitLineData
2545bca0
MD
1/*-
2 * FreeBSD/CAM specific routines for LSI '909 FC adapters.
3 * FreeBSD Version.
4 *
5 * Copyright (c) 2000, 2001 by Greg Ansley
6 *
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
9 * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice immediately at the beginning of the file, without modification,
12 * this list of conditions, and the following disclaimer.
13 * 2. The name of the author may not be used to endorse or promote products
14 * derived from this software without specific prior written permission.
15 *
16 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
17 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
18 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
19 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR
20 * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
21 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
22 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
23 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
24 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
25 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
26 * SUCH DAMAGE.
27 */
28/*-
29 * Copyright (c) 2002, 2006 by Matthew Jacob
30 * All rights reserved.
31 *
32 * Redistribution and use in source and binary forms, with or without
33 * modification, are permitted provided that the following conditions are
34 * met:
35 * 1. Redistributions of source code must retain the above copyright
36 * notice, this list of conditions and the following disclaimer.
37 * 2. Redistributions in binary form must reproduce at minimum a disclaimer
38 * substantially similar to the "NO WARRANTY" disclaimer below
39 * ("Disclaimer") and any redistribution must be conditioned upon including
40 * a substantially similar Disclaimer requirement for further binary
41 * redistribution.
42 * 3. Neither the names of the above listed copyright holders nor the names
43 * of any contributors may be used to endorse or promote products derived
44 * from this software without specific prior written permission.
45 *
46 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
47 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
48 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
49 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
50 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
51 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
52 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
53 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
54 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
55 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF THE COPYRIGHT
56 * OWNER OR CONTRIBUTOR IS ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
57 *
58 * Support from Chris Ellsworth in order to make SAS adapters work
59 * is gratefully acknowledged.
60 *
61 * Support from LSI-Logic has also gone a great deal toward making this a
62 * workable subsystem and is gratefully acknowledged.
63 */
64/*-
65 * Copyright (c) 2004, Avid Technology, Inc. and its contributors.
66 * Copyright (c) 2005, WHEEL Sp. z o.o.
67 * Copyright (c) 2004, 2005 Justin T. Gibbs
68 * All rights reserved.
69 *
70 * Redistribution and use in source and binary forms, with or without
71 * modification, are permitted provided that the following conditions are
72 * met:
73 * 1. Redistributions of source code must retain the above copyright
74 * notice, this list of conditions and the following disclaimer.
75 * 2. Redistributions in binary form must reproduce at minimum a disclaimer
76 * substantially similar to the "NO WARRANTY" disclaimer below
77 * ("Disclaimer") and any redistribution must be conditioned upon including
78 * a substantially similar Disclaimer requirement for further binary
79 * redistribution.
80 * 3. Neither the names of the above listed copyright holders nor the names
81 * of any contributors may be used to endorse or promote products derived
82 * from this software without specific prior written permission.
83 *
84 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
85 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
86 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
87 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
88 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
89 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
90 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
91 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
92 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
93 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF THE COPYRIGHT
94 * OWNER OR CONTRIBUTOR IS ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
32af04f7 95 *
4c42baf4 96 * $FreeBSD: src/sys/dev/mpt/mpt_cam.c,v 1.84 2012/02/11 12:03:44 marius Exp $
2545bca0 97 */
2545bca0
MD
98
99#include <dev/disk/mpt/mpt.h>
100#include <dev/disk/mpt/mpt_cam.h>
101#include <dev/disk/mpt/mpt_raid.h>
102
103#include "dev/disk/mpt/mpilib/mpi_ioc.h" /* XXX Fix Event Handling!!! */
104#include "dev/disk/mpt/mpilib/mpi_init.h"
105#include "dev/disk/mpt/mpilib/mpi_targ.h"
106#include "dev/disk/mpt/mpilib/mpi_fc.h"
107#include "dev/disk/mpt/mpilib/mpi_sas.h"
2545bca0 108#include <sys/sysctl.h>
2545bca0
MD
109#include <sys/callout.h>
110#include <sys/kthread.h>
111
2545bca0
MD
112#ifndef CAM_NEW_TRAN_CODE
113#define CAM_NEW_TRAN_CODE 1
114#endif
2545bca0
MD
115
116static void mpt_poll(struct cam_sim *);
117static timeout_t mpt_timeout;
118static void mpt_action(struct cam_sim *, union ccb *);
119static int
120mpt_get_spi_settings(struct mpt_softc *, struct ccb_trans_settings *);
121static void mpt_setwidth(struct mpt_softc *, int, int);
122static void mpt_setsync(struct mpt_softc *, int, int, int);
123static int mpt_update_spi_config(struct mpt_softc *, int);
124static void mpt_calc_geometry(struct ccb_calc_geometry *ccg, int extended);
125
126static mpt_reply_handler_t mpt_scsi_reply_handler;
127static mpt_reply_handler_t mpt_scsi_tmf_reply_handler;
128static mpt_reply_handler_t mpt_fc_els_reply_handler;
129static int mpt_scsi_reply_frame_handler(struct mpt_softc *, request_t *,
130 MSG_DEFAULT_REPLY *);
131static int mpt_bus_reset(struct mpt_softc *, target_id_t, lun_id_t, int);
132static int mpt_fc_reset_link(struct mpt_softc *, int);
133
134static int mpt_spawn_recovery_thread(struct mpt_softc *mpt);
135static void mpt_terminate_recovery_thread(struct mpt_softc *mpt);
136static void mpt_recovery_thread(void *arg);
137static void mpt_recover_commands(struct mpt_softc *mpt);
138
139static int mpt_scsi_send_tmf(struct mpt_softc *, u_int, u_int, u_int,
140 u_int, u_int, u_int, int);
141
142static void mpt_fc_post_els(struct mpt_softc *mpt, request_t *, int);
143static void mpt_post_target_command(struct mpt_softc *, request_t *, int);
144static int mpt_add_els_buffers(struct mpt_softc *mpt);
145static int mpt_add_target_commands(struct mpt_softc *mpt);
146static int mpt_enable_lun(struct mpt_softc *, target_id_t, lun_id_t);
147static int mpt_disable_lun(struct mpt_softc *, target_id_t, lun_id_t);
148static void mpt_target_start_io(struct mpt_softc *, union ccb *);
149static cam_status mpt_abort_target_ccb(struct mpt_softc *, union ccb *);
150static int mpt_abort_target_cmd(struct mpt_softc *, request_t *);
151static void mpt_scsi_tgt_status(struct mpt_softc *, union ccb *, request_t *,
152 uint8_t, uint8_t const *);
153static void
154mpt_scsi_tgt_tsk_mgmt(struct mpt_softc *, request_t *, mpt_task_mgmt_t,
155 tgt_resource_t *, int);
156static void mpt_tgt_dump_tgt_state(struct mpt_softc *, request_t *);
157static void mpt_tgt_dump_req_state(struct mpt_softc *, request_t *);
158static mpt_reply_handler_t mpt_scsi_tgt_reply_handler;
159static mpt_reply_handler_t mpt_sata_pass_reply_handler;
160
161static uint32_t scsi_io_handler_id = MPT_HANDLER_ID_NONE;
162static uint32_t scsi_tmf_handler_id = MPT_HANDLER_ID_NONE;
163static uint32_t fc_els_handler_id = MPT_HANDLER_ID_NONE;
164static uint32_t sata_pass_handler_id = MPT_HANDLER_ID_NONE;
165
166static mpt_probe_handler_t mpt_cam_probe;
167static mpt_attach_handler_t mpt_cam_attach;
168static mpt_enable_handler_t mpt_cam_enable;
169static mpt_ready_handler_t mpt_cam_ready;
170static mpt_event_handler_t mpt_cam_event;
171static mpt_reset_handler_t mpt_cam_ioc_reset;
172static mpt_detach_handler_t mpt_cam_detach;
173
174static struct mpt_personality mpt_cam_personality =
175{
176 .name = "mpt_cam",
177 .probe = mpt_cam_probe,
178 .attach = mpt_cam_attach,
179 .enable = mpt_cam_enable,
180 .ready = mpt_cam_ready,
181 .event = mpt_cam_event,
182 .reset = mpt_cam_ioc_reset,
183 .detach = mpt_cam_detach,
184};
185
186DECLARE_MPT_PERSONALITY(mpt_cam, SI_ORDER_SECOND);
187MODULE_DEPEND(mpt_cam, cam, 1, 1, 1);
188
189int mpt_enable_sata_wc = -1;
190TUNABLE_INT("hw.mpt.enable_sata_wc", &mpt_enable_sata_wc);
191
4c42baf4 192static int
2545bca0
MD
193mpt_cam_probe(struct mpt_softc *mpt)
194{
195 int role;
196
197 /*
198 * Only attach to nodes that support the initiator or target role
199 * (or want to) or have RAID physical devices that need CAM pass-thru
200 * support.
201 */
202 if (mpt->do_cfg_role) {
203 role = mpt->cfg_role;
204 } else {
205 role = mpt->role;
206 }
207 if ((role & (MPT_ROLE_TARGET|MPT_ROLE_INITIATOR)) != 0 ||
208 (mpt->ioc_page2 != NULL && mpt->ioc_page2->MaxPhysDisks != 0)) {
209 return (0);
210 }
211 return (ENODEV);
212}
213
4c42baf4 214static int
2545bca0
MD
215mpt_cam_attach(struct mpt_softc *mpt)
216{
217 struct cam_devq *devq;
218 mpt_handler_t handler;
219 int maxq;
220 int error;
221
222 MPT_LOCK(mpt);
223 TAILQ_INIT(&mpt->request_timeout_list);
224 maxq = (mpt->ioc_facts.GlobalCredits < MPT_MAX_REQUESTS(mpt))?
225 mpt->ioc_facts.GlobalCredits : MPT_MAX_REQUESTS(mpt);
226
227 handler.reply_handler = mpt_scsi_reply_handler;
228 error = mpt_register_handler(mpt, MPT_HANDLER_REPLY, handler,
229 &scsi_io_handler_id);
230 if (error != 0) {
231 MPT_UNLOCK(mpt);
232 goto cleanup;
233 }
234
235 handler.reply_handler = mpt_scsi_tmf_reply_handler;
236 error = mpt_register_handler(mpt, MPT_HANDLER_REPLY, handler,
237 &scsi_tmf_handler_id);
238 if (error != 0) {
239 MPT_UNLOCK(mpt);
240 goto cleanup;
241 }
242
243 /*
244 * If we're fibre channel and could support target mode, we register
245 * an ELS reply handler and give it resources.
246 */
247 if (mpt->is_fc && (mpt->role & MPT_ROLE_TARGET) != 0) {
248 handler.reply_handler = mpt_fc_els_reply_handler;
249 error = mpt_register_handler(mpt, MPT_HANDLER_REPLY, handler,
250 &fc_els_handler_id);
251 if (error != 0) {
252 MPT_UNLOCK(mpt);
253 goto cleanup;
254 }
255 if (mpt_add_els_buffers(mpt) == FALSE) {
256 error = ENOMEM;
257 MPT_UNLOCK(mpt);
258 goto cleanup;
259 }
260 maxq -= mpt->els_cmds_allocated;
261 }
262
263 /*
264 * If we support target mode, we register a reply handler for it,
265 * but don't add command resources until we actually enable target
266 * mode.
267 */
268 if (mpt->is_fc && (mpt->role & MPT_ROLE_TARGET) != 0) {
269 handler.reply_handler = mpt_scsi_tgt_reply_handler;
270 error = mpt_register_handler(mpt, MPT_HANDLER_REPLY, handler,
271 &mpt->scsi_tgt_handler_id);
272 if (error != 0) {
273 MPT_UNLOCK(mpt);
274 goto cleanup;
275 }
276 }
277
278 if (mpt->is_sas) {
279 handler.reply_handler = mpt_sata_pass_reply_handler;
280 error = mpt_register_handler(mpt, MPT_HANDLER_REPLY, handler,
281 &sata_pass_handler_id);
282 if (error != 0) {
283 MPT_UNLOCK(mpt);
284 goto cleanup;
285 }
286 }
287
288 /*
289 * We keep one request reserved for timeout TMF requests.
290 */
291 mpt->tmf_req = mpt_get_request(mpt, FALSE);
292 if (mpt->tmf_req == NULL) {
293 mpt_prt(mpt, "Unable to allocate dedicated TMF request!\n");
294 error = ENOMEM;
295 MPT_UNLOCK(mpt);
296 goto cleanup;
297 }
298
299 /*
300 * Mark the request as free even though not on the free list.
301 * There is only one TMF request allowed to be outstanding at
302 * a time and the TMF routines perform their own allocation
303 * tracking using the standard state flags.
304 */
305 mpt->tmf_req->state = REQ_STATE_FREE;
306 maxq--;
307
308 /*
309 * The rest of this is CAM foo, for which we need to drop our lock
310 */
311 MPT_UNLOCK(mpt);
312
313 if (mpt_spawn_recovery_thread(mpt) != 0) {
314 mpt_prt(mpt, "Unable to spawn recovery thread!\n");
315 error = ENOMEM;
316 goto cleanup;
317 }
318
319 /*
320 * Create the device queue for our SIM(s).
321 */
322 devq = cam_simq_alloc(maxq);
323 if (devq == NULL) {
324 mpt_prt(mpt, "Unable to allocate CAM SIMQ!\n");
325 error = ENOMEM;
326 goto cleanup;
327 }
328
329 /*
330 * Construct our SIM entry.
331 */
332 mpt->sim =
333 mpt_sim_alloc(mpt_action, mpt_poll, "mpt", mpt, 1, maxq, devq);
334 if (mpt->sim == NULL) {
335 mpt_prt(mpt, "Unable to allocate CAM SIM!\n");
336 cam_devq_release(devq);
337 error = ENOMEM;
338 goto cleanup;
339 }
340
341 /*
342 * Register exactly this bus.
343 */
344 MPT_LOCK(mpt);
345 if (mpt_xpt_bus_register(mpt->sim, mpt->dev, 0) != CAM_SUCCESS) {
346 mpt_prt(mpt, "Bus registration Failed!\n");
347 error = ENOMEM;
348 MPT_UNLOCK(mpt);
349 goto cleanup;
350 }
351
352 if (xpt_create_path(&mpt->path, NULL, cam_sim_path(mpt->sim),
353 CAM_TARGET_WILDCARD, CAM_LUN_WILDCARD) != CAM_REQ_CMP) {
354 mpt_prt(mpt, "Unable to allocate Path!\n");
355 error = ENOMEM;
356 MPT_UNLOCK(mpt);
357 goto cleanup;
358 }
359 MPT_UNLOCK(mpt);
360
361 /*
362 * Only register a second bus for RAID physical
363 * devices if the controller supports RAID.
364 */
365 if (mpt->ioc_page2 == NULL || mpt->ioc_page2->MaxPhysDisks == 0) {
366 return (0);
367 }
368
369 /*
370 * Create a "bus" to export all hidden disks to CAM.
371 */
372 mpt->phydisk_sim =
373 mpt_sim_alloc(mpt_action, mpt_poll, "mpt", mpt, 1, maxq, devq);
374 if (mpt->phydisk_sim == NULL) {
375 mpt_prt(mpt, "Unable to allocate Physical Disk CAM SIM!\n");
376 error = ENOMEM;
377 goto cleanup;
378 }
379
380 /*
381 * Register this bus.
382 */
383 MPT_LOCK(mpt);
384 if (mpt_xpt_bus_register(mpt->phydisk_sim, mpt->dev, 1) !=
385 CAM_SUCCESS) {
386 mpt_prt(mpt, "Physical Disk Bus registration Failed!\n");
387 error = ENOMEM;
388 MPT_UNLOCK(mpt);
389 goto cleanup;
390 }
391
392 if (xpt_create_path(&mpt->phydisk_path, NULL,
393 cam_sim_path(mpt->phydisk_sim),
394 CAM_TARGET_WILDCARD, CAM_LUN_WILDCARD) != CAM_REQ_CMP) {
395 mpt_prt(mpt, "Unable to allocate Physical Disk Path!\n");
396 error = ENOMEM;
397 MPT_UNLOCK(mpt);
398 goto cleanup;
399 }
400 MPT_UNLOCK(mpt);
401 mpt_lprt(mpt, MPT_PRT_DEBUG, "attached cam\n");
402 return (0);
403
404cleanup:
405 mpt_cam_detach(mpt);
406 return (error);
407}
408
409/*
410 * Read FC configuration information
411 */
412static int
413mpt_read_config_info_fc(struct mpt_softc *mpt)
414{
415 char *topology = NULL;
416 int rv;
417
418 rv = mpt_read_cfg_header(mpt, MPI_CONFIG_PAGETYPE_FC_PORT, 0,
419 0, &mpt->mpt_fcport_page0.Header, FALSE, 5000);
420 if (rv) {
421 return (-1);
422 }
423 mpt_lprt(mpt, MPT_PRT_DEBUG, "FC Port Page 0 Header: %x %x %x %x\n",
424 mpt->mpt_fcport_page0.Header.PageVersion,
425 mpt->mpt_fcport_page0.Header.PageLength,
426 mpt->mpt_fcport_page0.Header.PageNumber,
427 mpt->mpt_fcport_page0.Header.PageType);
428
429
430 rv = mpt_read_cur_cfg_page(mpt, 0, &mpt->mpt_fcport_page0.Header,
431 sizeof(mpt->mpt_fcport_page0), FALSE, 5000);
432 if (rv) {
433 mpt_prt(mpt, "failed to read FC Port Page 0\n");
434 return (-1);
435 }
436 mpt2host_config_page_fc_port_0(&mpt->mpt_fcport_page0);
437
438 mpt->mpt_fcport_speed = mpt->mpt_fcport_page0.CurrentSpeed;
439
440 switch (mpt->mpt_fcport_page0.Flags &
441 MPI_FCPORTPAGE0_FLAGS_ATTACH_TYPE_MASK) {
442 case MPI_FCPORTPAGE0_FLAGS_ATTACH_NO_INIT:
443 mpt->mpt_fcport_speed = 0;
444 topology = "<NO LOOP>";
445 break;
446 case MPI_FCPORTPAGE0_FLAGS_ATTACH_POINT_TO_POINT:
447 topology = "N-Port";
448 break;
449 case MPI_FCPORTPAGE0_FLAGS_ATTACH_PRIVATE_LOOP:
450 topology = "NL-Port";
451 break;
452 case MPI_FCPORTPAGE0_FLAGS_ATTACH_FABRIC_DIRECT:
453 topology = "F-Port";
454 break;
455 case MPI_FCPORTPAGE0_FLAGS_ATTACH_PUBLIC_LOOP:
456 topology = "FL-Port";
457 break;
458 default:
459 mpt->mpt_fcport_speed = 0;
460 topology = "?";
461 break;
462 }
463
464 mpt_lprt(mpt, MPT_PRT_INFO,
465 "FC Port Page 0: Topology <%s> WWNN 0x%08x%08x WWPN 0x%08x%08x "
466 "Speed %u-Gbit\n", topology,
6d259fc1
SW
467 mpt->mpt_fcport_page0.WWNN.High,
468 mpt->mpt_fcport_page0.WWNN.Low,
469 mpt->mpt_fcport_page0.WWPN.High,
470 mpt->mpt_fcport_page0.WWPN.Low,
471 mpt->mpt_fcport_speed);
2545bca0
MD
472 MPT_UNLOCK(mpt);
473 {
6d259fc1 474 ksnprintf(mpt->scinfo.fc.wwnn,
2545bca0
MD
475 sizeof (mpt->scinfo.fc.wwnn), "0x%08x%08x",
476 mpt->mpt_fcport_page0.WWNN.High,
477 mpt->mpt_fcport_page0.WWNN.Low);
478
6d259fc1 479 ksnprintf(mpt->scinfo.fc.wwpn,
2545bca0
MD
480 sizeof (mpt->scinfo.fc.wwpn), "0x%08x%08x",
481 mpt->mpt_fcport_page0.WWPN.High,
482 mpt->mpt_fcport_page0.WWPN.Low);
483
6d259fc1
SW
484 SYSCTL_ADD_STRING(&mpt->mpt_sysctl_ctx,
485 SYSCTL_CHILDREN(mpt->mpt_sysctl_tree), OID_AUTO,
2545bca0
MD
486 "wwnn", CTLFLAG_RD, mpt->scinfo.fc.wwnn, 0,
487 "World Wide Node Name");
488
6d259fc1
SW
489 SYSCTL_ADD_STRING(&mpt->mpt_sysctl_ctx,
490 SYSCTL_CHILDREN(mpt->mpt_sysctl_tree), OID_AUTO,
2545bca0
MD
491 "wwpn", CTLFLAG_RD, mpt->scinfo.fc.wwpn, 0,
492 "World Wide Port Name");
493
494 }
495 MPT_LOCK(mpt);
2545bca0
MD
496 return (0);
497}
498
499/*
500 * Set FC configuration information.
501 */
502static int
503mpt_set_initial_config_fc(struct mpt_softc *mpt)
504{
2545bca0
MD
505 CONFIG_PAGE_FC_PORT_1 fc;
506 U32 fl;
507 int r, doit = 0;
508 int role;
509
510 r = mpt_read_cfg_header(mpt, MPI_CONFIG_PAGETYPE_FC_PORT, 1, 0,
511 &fc.Header, FALSE, 5000);
512 if (r) {
513 mpt_prt(mpt, "failed to read FC page 1 header\n");
514 return (mpt_fc_reset_link(mpt, 1));
515 }
516
517 r = mpt_read_cfg_page(mpt, MPI_CONFIG_ACTION_PAGE_READ_NVRAM, 0,
518 &fc.Header, sizeof (fc), FALSE, 5000);
519 if (r) {
520 mpt_prt(mpt, "failed to read FC page 1\n");
521 return (mpt_fc_reset_link(mpt, 1));
522 }
523 mpt2host_config_page_fc_port_1(&fc);
524
525 /*
526 * Check our flags to make sure we support the role we want.
527 */
528 doit = 0;
529 role = 0;
530 fl = fc.Flags;
531
532 if (fl & MPI_FCPORTPAGE1_FLAGS_PROT_FCP_INIT) {
533 role |= MPT_ROLE_INITIATOR;
534 }
535 if (fl & MPI_FCPORTPAGE1_FLAGS_PROT_FCP_TARG) {
536 role |= MPT_ROLE_TARGET;
537 }
538
539 fl &= ~MPI_FCPORTPAGE1_FLAGS_PROT_MASK;
540
541 if (mpt->do_cfg_role == 0) {
542 role = mpt->cfg_role;
543 } else {
544 mpt->do_cfg_role = 0;
545 }
546
547 if (role != mpt->cfg_role) {
548 if (mpt->cfg_role & MPT_ROLE_INITIATOR) {
549 if ((role & MPT_ROLE_INITIATOR) == 0) {
550 mpt_prt(mpt, "adding initiator role\n");
551 fl |= MPI_FCPORTPAGE1_FLAGS_PROT_FCP_INIT;
552 doit++;
553 } else {
554 mpt_prt(mpt, "keeping initiator role\n");
555 }
556 } else if (role & MPT_ROLE_INITIATOR) {
557 mpt_prt(mpt, "removing initiator role\n");
558 doit++;
559 }
560 if (mpt->cfg_role & MPT_ROLE_TARGET) {
561 if ((role & MPT_ROLE_TARGET) == 0) {
562 mpt_prt(mpt, "adding target role\n");
563 fl |= MPI_FCPORTPAGE1_FLAGS_PROT_FCP_TARG;
564 doit++;
565 } else {
566 mpt_prt(mpt, "keeping target role\n");
567 }
568 } else if (role & MPT_ROLE_TARGET) {
569 mpt_prt(mpt, "removing target role\n");
570 doit++;
571 }
572 mpt->role = mpt->cfg_role;
573 }
574
575 if (fl & MPI_FCPORTPAGE1_FLAGS_PROT_FCP_TARG) {
576 if ((fl & MPI_FCPORTPAGE1_FLAGS_TARGET_MODE_OXID) == 0) {
577 mpt_prt(mpt, "adding OXID option\n");
578 fl |= MPI_FCPORTPAGE1_FLAGS_TARGET_MODE_OXID;
579 doit++;
580 }
581 }
582
583 if (doit) {
584 fc.Flags = fl;
585 host2mpt_config_page_fc_port_1(&fc);
586 r = mpt_write_cfg_page(mpt,
587 MPI_CONFIG_ACTION_PAGE_WRITE_NVRAM, 0, &fc.Header,
588 sizeof(fc), FALSE, 5000);
589 if (r != 0) {
590 mpt_prt(mpt, "failed to update NVRAM with changes\n");
591 return (0);
592 }
593 mpt_prt(mpt, "NOTE: NVRAM changes will not take "
594 "effect until next reboot or IOC reset\n");
595 }
596 return (0);
597}
598
599static int
600mptsas_sas_io_unit_pg0(struct mpt_softc *mpt, struct mptsas_portinfo *portinfo)
601{
602 ConfigExtendedPageHeader_t hdr;
603 struct mptsas_phyinfo *phyinfo;
604 SasIOUnitPage0_t *buffer;
605 int error, len, i;
606
607 error = mpt_read_extcfg_header(mpt, MPI_SASIOUNITPAGE0_PAGEVERSION,
608 0, 0, MPI_CONFIG_EXTPAGETYPE_SAS_IO_UNIT,
609 &hdr, 0, 10000);
610 if (error)
611 goto out;
612 if (hdr.ExtPageLength == 0) {
613 error = ENXIO;
614 goto out;
615 }
616
617 len = hdr.ExtPageLength * 4;
618 buffer = kmalloc(len, M_DEVBUF, M_NOWAIT|M_ZERO);
619 if (buffer == NULL) {
620 error = ENOMEM;
621 goto out;
622 }
623
624 error = mpt_read_extcfg_page(mpt, MPI_CONFIG_ACTION_PAGE_READ_CURRENT,
625 0, &hdr, buffer, len, 0, 10000);
626 if (error) {
627 kfree(buffer, M_DEVBUF);
628 goto out;
629 }
630
631 portinfo->num_phys = buffer->NumPhys;
632 portinfo->phy_info = kmalloc(sizeof(*portinfo->phy_info) *
633 portinfo->num_phys, M_DEVBUF, M_NOWAIT|M_ZERO);
634 if (portinfo->phy_info == NULL) {
635 kfree(buffer, M_DEVBUF);
636 error = ENOMEM;
637 goto out;
638 }
639
640 for (i = 0; i < portinfo->num_phys; i++) {
641 phyinfo = &portinfo->phy_info[i];
642 phyinfo->phy_num = i;
643 phyinfo->port_id = buffer->PhyData[i].Port;
644 phyinfo->negotiated_link_rate =
645 buffer->PhyData[i].NegotiatedLinkRate;
646 phyinfo->handle =
647 le16toh(buffer->PhyData[i].ControllerDevHandle);
648 }
649
650 kfree(buffer, M_DEVBUF);
651out:
652 return (error);
653}
654
655static int
656mptsas_sas_phy_pg0(struct mpt_softc *mpt, struct mptsas_phyinfo *phy_info,
657 uint32_t form, uint32_t form_specific)
658{
659 ConfigExtendedPageHeader_t hdr;
660 SasPhyPage0_t *buffer;
661 int error;
662
663 error = mpt_read_extcfg_header(mpt, MPI_SASPHY0_PAGEVERSION, 0, 0,
664 MPI_CONFIG_EXTPAGETYPE_SAS_PHY, &hdr,
665 0, 10000);
666 if (error)
667 goto out;
668 if (hdr.ExtPageLength == 0) {
669 error = ENXIO;
670 goto out;
671 }
672
673 buffer = kmalloc(sizeof(SasPhyPage0_t), M_DEVBUF, M_NOWAIT|M_ZERO);
674 if (buffer == NULL) {
675 error = ENOMEM;
676 goto out;
677 }
678
679 error = mpt_read_extcfg_page(mpt, MPI_CONFIG_ACTION_PAGE_READ_CURRENT,
680 form + form_specific, &hdr, buffer,
681 sizeof(SasPhyPage0_t), 0, 10000);
682 if (error) {
683 kfree(buffer, M_DEVBUF);
684 goto out;
685 }
686
687 phy_info->hw_link_rate = buffer->HwLinkRate;
688 phy_info->programmed_link_rate = buffer->ProgrammedLinkRate;
689 phy_info->identify.dev_handle = le16toh(buffer->OwnerDevHandle);
690 phy_info->attached.dev_handle = le16toh(buffer->AttachedDevHandle);
691
692 kfree(buffer, M_DEVBUF);
693out:
694 return (error);
695}
696
697static int
698mptsas_sas_device_pg0(struct mpt_softc *mpt, struct mptsas_devinfo *device_info,
699 uint32_t form, uint32_t form_specific)
700{
701 ConfigExtendedPageHeader_t hdr;
702 SasDevicePage0_t *buffer;
703 uint64_t sas_address;
704 int error = 0;
705
706 bzero(device_info, sizeof(*device_info));
707 error = mpt_read_extcfg_header(mpt, MPI_SASDEVICE0_PAGEVERSION, 0, 0,
708 MPI_CONFIG_EXTPAGETYPE_SAS_DEVICE,
709 &hdr, 0, 10000);
710 if (error)
711 goto out;
712 if (hdr.ExtPageLength == 0) {
713 error = ENXIO;
714 goto out;
715 }
716
717 buffer = kmalloc(sizeof(SasDevicePage0_t), M_DEVBUF, M_NOWAIT|M_ZERO);
718 if (buffer == NULL) {
719 error = ENOMEM;
720 goto out;
721 }
722
723 error = mpt_read_extcfg_page(mpt, MPI_CONFIG_ACTION_PAGE_READ_CURRENT,
724 form + form_specific, &hdr, buffer,
725 sizeof(SasDevicePage0_t), 0, 10000);
726 if (error) {
727 kfree(buffer, M_DEVBUF);
728 goto out;
729 }
730
731 device_info->dev_handle = le16toh(buffer->DevHandle);
732 device_info->parent_dev_handle = le16toh(buffer->ParentDevHandle);
733 device_info->enclosure_handle = le16toh(buffer->EnclosureHandle);
734 device_info->slot = le16toh(buffer->Slot);
735 device_info->phy_num = buffer->PhyNum;
736 device_info->physical_port = buffer->PhysicalPort;
737 device_info->target_id = buffer->TargetID;
738 device_info->bus = buffer->Bus;
739 bcopy(&buffer->SASAddress, &sas_address, sizeof(uint64_t));
740 device_info->sas_address = le64toh(sas_address);
741 device_info->device_info = le32toh(buffer->DeviceInfo);
742
743 kfree(buffer, M_DEVBUF);
744out:
745 return (error);
746}
747
748/*
749 * Read SAS configuration information. Nothing to do yet.
750 */
751static int
752mpt_read_config_info_sas(struct mpt_softc *mpt)
753{
754 struct mptsas_portinfo *portinfo;
755 struct mptsas_phyinfo *phyinfo;
756 int error, i;
757
758 portinfo = kmalloc(sizeof(*portinfo), M_DEVBUF, M_NOWAIT|M_ZERO);
759 if (portinfo == NULL)
760 return (ENOMEM);
761
762 error = mptsas_sas_io_unit_pg0(mpt, portinfo);
763 if (error) {
764 kfree(portinfo, M_DEVBUF);
765 return (0);
766 }
767
768 for (i = 0; i < portinfo->num_phys; i++) {
769 phyinfo = &portinfo->phy_info[i];
770 error = mptsas_sas_phy_pg0(mpt, phyinfo,
771 (MPI_SAS_PHY_PGAD_FORM_PHY_NUMBER <<
772 MPI_SAS_PHY_PGAD_FORM_SHIFT), i);
773 if (error)
774 break;
775 error = mptsas_sas_device_pg0(mpt, &phyinfo->identify,
776 (MPI_SAS_DEVICE_PGAD_FORM_HANDLE <<
777 MPI_SAS_DEVICE_PGAD_FORM_SHIFT),
778 phyinfo->handle);
779 if (error)
780 break;
781 phyinfo->identify.phy_num = phyinfo->phy_num = i;
782 if (phyinfo->attached.dev_handle)
783 error = mptsas_sas_device_pg0(mpt,
784 &phyinfo->attached,
785 (MPI_SAS_DEVICE_PGAD_FORM_HANDLE <<
786 MPI_SAS_DEVICE_PGAD_FORM_SHIFT),
787 phyinfo->attached.dev_handle);
788 if (error)
789 break;
790 }
791 mpt->sas_portinfo = portinfo;
792 return (0);
793}
794
795static void
796mptsas_set_sata_wc(struct mpt_softc *mpt, struct mptsas_devinfo *devinfo,
797 int enabled)
798{
799 SataPassthroughRequest_t *pass;
800 request_t *req;
801 int error, status;
802
803 req = mpt_get_request(mpt, 0);
804 if (req == NULL)
805 return;
806
807 pass = req->req_vbuf;
808 bzero(pass, sizeof(SataPassthroughRequest_t));
809 pass->Function = MPI_FUNCTION_SATA_PASSTHROUGH;
810 pass->TargetID = devinfo->target_id;
811 pass->Bus = devinfo->bus;
812 pass->PassthroughFlags = 0;
813 pass->ConnectionRate = MPI_SATA_PT_REQ_CONNECT_RATE_NEGOTIATED;
814 pass->DataLength = 0;
815 pass->MsgContext = htole32(req->index | sata_pass_handler_id);
816 pass->CommandFIS[0] = 0x27;
817 pass->CommandFIS[1] = 0x80;
818 pass->CommandFIS[2] = 0xef;
819 pass->CommandFIS[3] = (enabled) ? 0x02 : 0x82;
820 pass->CommandFIS[7] = 0x40;
821 pass->CommandFIS[15] = 0x08;
822
823 mpt_check_doorbell(mpt);
824 mpt_send_cmd(mpt, req);
825 error = mpt_wait_req(mpt, req, REQ_STATE_DONE, REQ_STATE_DONE, 0,
826 10 * 1000);
827 if (error) {
828 mpt_free_request(mpt, req);
829 kprintf("error %d sending passthrough\n", error);
830 return;
831 }
832
833 status = le16toh(req->IOCStatus);
834 if (status != MPI_IOCSTATUS_SUCCESS) {
835 mpt_free_request(mpt, req);
836 kprintf("IOCSTATUS %d\n", status);
837 return;
838 }
839
840 mpt_free_request(mpt, req);
841}
842
843/*
844 * Set SAS configuration information. Nothing to do yet.
845 */
846static int
847mpt_set_initial_config_sas(struct mpt_softc *mpt)
848{
849 struct mptsas_phyinfo *phyinfo;
850 int i;
851
852 if ((mpt_enable_sata_wc != -1) && (mpt->sas_portinfo != NULL)) {
853 for (i = 0; i < mpt->sas_portinfo->num_phys; i++) {
854 phyinfo = &mpt->sas_portinfo->phy_info[i];
855 if (phyinfo->attached.dev_handle == 0)
856 continue;
857 if ((phyinfo->attached.device_info &
858 MPI_SAS_DEVICE_INFO_SATA_DEVICE) == 0)
859 continue;
860 if (bootverbose)
861 device_printf(mpt->dev,
862 "%sabling SATA WC on phy %d\n",
863 (mpt_enable_sata_wc) ? "En" : "Dis", i);
864 mptsas_set_sata_wc(mpt, &phyinfo->attached,
865 mpt_enable_sata_wc);
866 }
867 }
868
869 return (0);
870}
871
872static int
873mpt_sata_pass_reply_handler(struct mpt_softc *mpt, request_t *req,
874 uint32_t reply_desc, MSG_DEFAULT_REPLY *reply_frame)
875{
2545bca0 876
4c42baf4 877 if (req != NULL) {
2545bca0
MD
878 if (reply_frame != NULL) {
879 req->IOCStatus = le16toh(reply_frame->IOCStatus);
880 }
881 req->state &= ~REQ_STATE_QUEUED;
882 req->state |= REQ_STATE_DONE;
883 TAILQ_REMOVE(&mpt->request_pending_list, req, links);
884 if ((req->state & REQ_STATE_NEED_WAKEUP) != 0) {
885 wakeup(req);
886 } else if ((req->state & REQ_STATE_TIMEDOUT) != 0) {
887 /*
888 * Whew- we can free this request (late completion)
889 */
890 mpt_free_request(mpt, req);
891 }
892 }
893
894 return (TRUE);
895}
896
897/*
898 * Read SCSI configuration information
899 */
900static int
901mpt_read_config_info_spi(struct mpt_softc *mpt)
902{
903 int rv, i;
904
905 rv = mpt_read_cfg_header(mpt, MPI_CONFIG_PAGETYPE_SCSI_PORT, 0, 0,
906 &mpt->mpt_port_page0.Header, FALSE, 5000);
907 if (rv) {
908 return (-1);
909 }
910 mpt_lprt(mpt, MPT_PRT_DEBUG, "SPI Port Page 0 Header: %x %x %x %x\n",
911 mpt->mpt_port_page0.Header.PageVersion,
912 mpt->mpt_port_page0.Header.PageLength,
913 mpt->mpt_port_page0.Header.PageNumber,
914 mpt->mpt_port_page0.Header.PageType);
915
916 rv = mpt_read_cfg_header(mpt, MPI_CONFIG_PAGETYPE_SCSI_PORT, 1, 0,
917 &mpt->mpt_port_page1.Header, FALSE, 5000);
918 if (rv) {
919 return (-1);
920 }
921 mpt_lprt(mpt, MPT_PRT_DEBUG, "SPI Port Page 1 Header: %x %x %x %x\n",
922 mpt->mpt_port_page1.Header.PageVersion,
923 mpt->mpt_port_page1.Header.PageLength,
924 mpt->mpt_port_page1.Header.PageNumber,
925 mpt->mpt_port_page1.Header.PageType);
926
927 rv = mpt_read_cfg_header(mpt, MPI_CONFIG_PAGETYPE_SCSI_PORT, 2, 0,
928 &mpt->mpt_port_page2.Header, FALSE, 5000);
929 if (rv) {
930 return (-1);
931 }
932 mpt_lprt(mpt, MPT_PRT_DEBUG, "SPI Port Page 2 Header: %x %x %x %x\n",
933 mpt->mpt_port_page2.Header.PageVersion,
934 mpt->mpt_port_page2.Header.PageLength,
935 mpt->mpt_port_page2.Header.PageNumber,
936 mpt->mpt_port_page2.Header.PageType);
937
938 for (i = 0; i < 16; i++) {
939 rv = mpt_read_cfg_header(mpt, MPI_CONFIG_PAGETYPE_SCSI_DEVICE,
940 0, i, &mpt->mpt_dev_page0[i].Header, FALSE, 5000);
941 if (rv) {
942 return (-1);
943 }
944 mpt_lprt(mpt, MPT_PRT_DEBUG,
945 "SPI Target %d Device Page 0 Header: %x %x %x %x\n", i,
946 mpt->mpt_dev_page0[i].Header.PageVersion,
947 mpt->mpt_dev_page0[i].Header.PageLength,
948 mpt->mpt_dev_page0[i].Header.PageNumber,
949 mpt->mpt_dev_page0[i].Header.PageType);
950
951 rv = mpt_read_cfg_header(mpt, MPI_CONFIG_PAGETYPE_SCSI_DEVICE,
952 1, i, &mpt->mpt_dev_page1[i].Header, FALSE, 5000);
953 if (rv) {
954 return (-1);
955 }
956 mpt_lprt(mpt, MPT_PRT_DEBUG,
957 "SPI Target %d Device Page 1 Header: %x %x %x %x\n", i,
958 mpt->mpt_dev_page1[i].Header.PageVersion,
959 mpt->mpt_dev_page1[i].Header.PageLength,
960 mpt->mpt_dev_page1[i].Header.PageNumber,
961 mpt->mpt_dev_page1[i].Header.PageType);
962 }
963
964 /*
965 * At this point, we don't *have* to fail. As long as we have
966 * valid config header information, we can (barely) lurch
967 * along.
968 */
969
970 rv = mpt_read_cur_cfg_page(mpt, 0, &mpt->mpt_port_page0.Header,
971 sizeof(mpt->mpt_port_page0), FALSE, 5000);
972 if (rv) {
973 mpt_prt(mpt, "failed to read SPI Port Page 0\n");
974 } else {
975 mpt2host_config_page_scsi_port_0(&mpt->mpt_port_page0);
976 mpt_lprt(mpt, MPT_PRT_NEGOTIATION,
977 "SPI Port Page 0: Capabilities %x PhysicalInterface %x\n",
6d259fc1
SW
978 mpt->mpt_port_page0.Capabilities,
979 mpt->mpt_port_page0.PhysicalInterface);
2545bca0
MD
980 }
981
982 rv = mpt_read_cur_cfg_page(mpt, 0, &mpt->mpt_port_page1.Header,
983 sizeof(mpt->mpt_port_page1), FALSE, 5000);
984 if (rv) {
985 mpt_prt(mpt, "failed to read SPI Port Page 1\n");
986 } else {
987 mpt2host_config_page_scsi_port_1(&mpt->mpt_port_page1);
988 mpt_lprt(mpt, MPT_PRT_DEBUG,
989 "SPI Port Page 1: Configuration %x OnBusTimerValue %x\n",
6d259fc1
SW
990 mpt->mpt_port_page1.Configuration,
991 mpt->mpt_port_page1.OnBusTimerValue);
2545bca0
MD
992 }
993
994 rv = mpt_read_cur_cfg_page(mpt, 0, &mpt->mpt_port_page2.Header,
995 sizeof(mpt->mpt_port_page2), FALSE, 5000);
996 if (rv) {
997 mpt_prt(mpt, "failed to read SPI Port Page 2\n");
998 } else {
999 mpt_lprt(mpt, MPT_PRT_NEGOTIATION,
1000 "Port Page 2: Flags %x Settings %x\n",
6d259fc1
SW
1001 mpt->mpt_port_page2.PortFlags,
1002 mpt->mpt_port_page2.PortSettings);
2545bca0
MD
1003 mpt2host_config_page_scsi_port_2(&mpt->mpt_port_page2);
1004 for (i = 0; i < 16; i++) {
1005 mpt_lprt(mpt, MPT_PRT_NEGOTIATION,
1006 " Port Page 2 Tgt %d: timo %x SF %x Flags %x\n",
1007 i, mpt->mpt_port_page2.DeviceSettings[i].Timeout,
1008 mpt->mpt_port_page2.DeviceSettings[i].SyncFactor,
1009 mpt->mpt_port_page2.DeviceSettings[i].DeviceFlags);
1010 }
1011 }
1012
1013 for (i = 0; i < 16; i++) {
1014 rv = mpt_read_cur_cfg_page(mpt, i,
1015 &mpt->mpt_dev_page0[i].Header, sizeof(*mpt->mpt_dev_page0),
1016 FALSE, 5000);
1017 if (rv) {
1018 mpt_prt(mpt,
1019 "cannot read SPI Target %d Device Page 0\n", i);
1020 continue;
1021 }
1022 mpt2host_config_page_scsi_device_0(&mpt->mpt_dev_page0[i]);
1023 mpt_lprt(mpt, MPT_PRT_NEGOTIATION,
1024 "target %d page 0: Negotiated Params %x Information %x\n",
6d259fc1
SW
1025 i, mpt->mpt_dev_page0[i].NegotiatedParameters,
1026 mpt->mpt_dev_page0[i].Information);
2545bca0
MD
1027
1028 rv = mpt_read_cur_cfg_page(mpt, i,
1029 &mpt->mpt_dev_page1[i].Header, sizeof(*mpt->mpt_dev_page1),
1030 FALSE, 5000);
1031 if (rv) {
1032 mpt_prt(mpt,
1033 "cannot read SPI Target %d Device Page 1\n", i);
1034 continue;
1035 }
1036 mpt2host_config_page_scsi_device_1(&mpt->mpt_dev_page1[i]);
1037 mpt_lprt(mpt, MPT_PRT_NEGOTIATION,
1038 "target %d page 1: Requested Params %x Configuration %x\n",
6d259fc1
SW
1039 i, mpt->mpt_dev_page1[i].RequestedParameters,
1040 mpt->mpt_dev_page1[i].Configuration);
2545bca0
MD
1041 }
1042 return (0);
1043}
1044
1045/*
1046 * Validate SPI configuration information.
1047 *
1048 * In particular, validate SPI Port Page 1.
1049 */
1050static int
1051mpt_set_initial_config_spi(struct mpt_softc *mpt)
1052{
6d259fc1 1053 int error, i, pp1val;
2545bca0
MD
1054
1055 mpt->mpt_disc_enable = 0xff;
1056 mpt->mpt_tag_enable = 0;
1057
6d259fc1
SW
1058 pp1val = ((1 << mpt->mpt_ini_id) <<
1059 MPI_SCSIPORTPAGE1_CFG_SHIFT_PORT_RESPONSE_ID) | mpt->mpt_ini_id;
2545bca0
MD
1060 if (mpt->mpt_port_page1.Configuration != pp1val) {
1061 CONFIG_PAGE_SCSI_PORT_1 tmp;
1062
1063 mpt_prt(mpt, "SPI Port Page 1 Config value bad (%x)- should "
6d259fc1 1064 "be %x\n", mpt->mpt_port_page1.Configuration, pp1val);
2545bca0
MD
1065 tmp = mpt->mpt_port_page1;
1066 tmp.Configuration = pp1val;
1067 host2mpt_config_page_scsi_port_1(&tmp);
1068 error = mpt_write_cur_cfg_page(mpt, 0,
1069 &tmp.Header, sizeof(tmp), FALSE, 5000);
1070 if (error) {
1071 return (-1);
1072 }
1073 error = mpt_read_cur_cfg_page(mpt, 0,
1074 &tmp.Header, sizeof(tmp), FALSE, 5000);
1075 if (error) {
1076 return (-1);
1077 }
1078 mpt2host_config_page_scsi_port_1(&tmp);
1079 if (tmp.Configuration != pp1val) {
1080 mpt_prt(mpt,
1081 "failed to reset SPI Port Page 1 Config value\n");
1082 return (-1);
1083 }
1084 mpt->mpt_port_page1 = tmp;
1085 }
1086
1087 /*
1088 * The purpose of this exercise is to get
1089 * all targets back to async/narrow.
1090 *
1091 * We skip this step if the BIOS has already negotiated
1092 * speeds with the targets.
1093 */
1094 i = mpt->mpt_port_page2.PortSettings &
1095 MPI_SCSIPORTPAGE2_PORT_MASK_NEGO_MASTER_SETTINGS;
1096 if (i == MPI_SCSIPORTPAGE2_PORT_ALL_MASTER_SETTINGS) {
1097 mpt_lprt(mpt, MPT_PRT_NEGOTIATION,
1098 "honoring BIOS transfer negotiations\n");
1099 } else {
1100 for (i = 0; i < 16; i++) {
1101 mpt->mpt_dev_page1[i].RequestedParameters = 0;
1102 mpt->mpt_dev_page1[i].Configuration = 0;
1103 (void) mpt_update_spi_config(mpt, i);
1104 }
1105 }
1106 return (0);
1107}
1108
4c42baf4 1109static int
2545bca0
MD
1110mpt_cam_enable(struct mpt_softc *mpt)
1111{
1112 int error;
1113
1114 MPT_LOCK(mpt);
1115
1116 error = EIO;
1117 if (mpt->is_fc) {
1118 if (mpt_read_config_info_fc(mpt)) {
1119 goto out;
1120 }
1121 if (mpt_set_initial_config_fc(mpt)) {
1122 goto out;
1123 }
1124 } else if (mpt->is_sas) {
1125 if (mpt_read_config_info_sas(mpt)) {
1126 goto out;
1127 }
1128 if (mpt_set_initial_config_sas(mpt)) {
1129 goto out;
1130 }
1131 } else if (mpt->is_spi) {
1132 if (mpt_read_config_info_spi(mpt)) {
1133 goto out;
1134 }
1135 if (mpt_set_initial_config_spi(mpt)) {
1136 goto out;
1137 }
1138 }
1139 error = 0;
1140
1141out:
1142 MPT_UNLOCK(mpt);
1143 return (error);
1144}
1145
4c42baf4 1146static void
2545bca0
MD
1147mpt_cam_ready(struct mpt_softc *mpt)
1148{
4c42baf4 1149
2545bca0
MD
1150 /*
1151 * If we're in target mode, hang out resources now
1152 * so we don't cause the world to hang talking to us.
1153 */
1154 if (mpt->is_fc && (mpt->role & MPT_ROLE_TARGET)) {
1155 /*
1156 * Try to add some target command resources
1157 */
1158 MPT_LOCK(mpt);
1159 if (mpt_add_target_commands(mpt) == FALSE) {
1160 mpt_prt(mpt, "failed to add target commands\n");
1161 }
1162 MPT_UNLOCK(mpt);
1163 }
1164 mpt->ready = 1;
1165}
1166
4c42baf4 1167static void
2545bca0
MD
1168mpt_cam_detach(struct mpt_softc *mpt)
1169{
1170 mpt_handler_t handler;
1171
1172 MPT_LOCK(mpt);
1173 mpt->ready = 0;
1174 mpt_terminate_recovery_thread(mpt);
1175
1176 handler.reply_handler = mpt_scsi_reply_handler;
1177 mpt_deregister_handler(mpt, MPT_HANDLER_REPLY, handler,
1178 scsi_io_handler_id);
1179 handler.reply_handler = mpt_scsi_tmf_reply_handler;
1180 mpt_deregister_handler(mpt, MPT_HANDLER_REPLY, handler,
1181 scsi_tmf_handler_id);
1182 handler.reply_handler = mpt_fc_els_reply_handler;
1183 mpt_deregister_handler(mpt, MPT_HANDLER_REPLY, handler,
1184 fc_els_handler_id);
1185 handler.reply_handler = mpt_scsi_tgt_reply_handler;
1186 mpt_deregister_handler(mpt, MPT_HANDLER_REPLY, handler,
1187 mpt->scsi_tgt_handler_id);
1188 handler.reply_handler = mpt_sata_pass_reply_handler;
1189 mpt_deregister_handler(mpt, MPT_HANDLER_REPLY, handler,
1190 sata_pass_handler_id);
1191
1192 if (mpt->tmf_req != NULL) {
1193 mpt->tmf_req->state = REQ_STATE_ALLOCATED;
1194 mpt_free_request(mpt, mpt->tmf_req);
1195 mpt->tmf_req = NULL;
1196 }
1197 if (mpt->sas_portinfo != NULL) {
1198 kfree(mpt->sas_portinfo, M_DEVBUF);
1199 mpt->sas_portinfo = NULL;
1200 }
2545bca0
MD
1201
1202 if (mpt->sim != NULL) {
1203 xpt_free_path(mpt->path);
1204 xpt_bus_deregister(cam_sim_path(mpt->sim));
1205 cam_sim_free(mpt->sim);
1206 mpt->sim = NULL;
1207 }
1208
1209 if (mpt->phydisk_sim != NULL) {
1210 xpt_free_path(mpt->phydisk_path);
1211 xpt_bus_deregister(cam_sim_path(mpt->phydisk_sim));
1212 cam_sim_free(mpt->phydisk_sim);
1213 mpt->phydisk_sim = NULL;
1214 }
6d259fc1 1215 MPT_UNLOCK(mpt);
2545bca0
MD
1216}
1217
1218/* This routine is used after a system crash to dump core onto the swap device.
1219 */
1220static void
1221mpt_poll(struct cam_sim *sim)
1222{
1223 struct mpt_softc *mpt;
1224
1225 mpt = (struct mpt_softc *)cam_sim_softc(sim);
1226 mpt_intr(mpt);
1227}
1228
1229/*
1230 * Watchdog timeout routine for SCSI requests.
1231 */
1232static void
1233mpt_timeout(void *arg)
1234{
1235 union ccb *ccb;
1236 struct mpt_softc *mpt;
1237 request_t *req;
1238
1239 ccb = (union ccb *)arg;
1240 mpt = ccb->ccb_h.ccb_mpt_ptr;
1241
2be58998 1242 MPT_LOCK(mpt);
2545bca0
MD
1243 req = ccb->ccb_h.ccb_req_ptr;
1244 mpt_prt(mpt, "request %p:%u timed out for ccb %p (req->ccb %p)\n", req,
1245 req->serno, ccb, req->ccb);
1246/* XXX: WHAT ARE WE TRYING TO DO HERE? */
1247 if ((req->state & REQ_STATE_QUEUED) == REQ_STATE_QUEUED) {
1248 TAILQ_REMOVE(&mpt->request_pending_list, req, links);
1249 TAILQ_INSERT_TAIL(&mpt->request_timeout_list, req, links);
1250 req->state |= REQ_STATE_TIMEDOUT;
1251 mpt_wakeup_recovery_thread(mpt);
1252 }
2be58998 1253 MPT_UNLOCK(mpt);
2545bca0
MD
1254}
1255
1256/*
1257 * Callback routine from "bus_dmamap_load" or, in simple cases, called directly.
1258 *
1259 * Takes a list of physical segments and builds the SGL for SCSI IO command
1260 * and forwards the commard to the IOC after one last check that CAM has not
1261 * aborted the transaction.
1262 */
1263static void
1264mpt_execute_req_a64(void *arg, bus_dma_segment_t *dm_segs, int nseg, int error)
1265{
1266 request_t *req, *trq;
1267 char *mpt_off;
1268 union ccb *ccb;
1269 struct mpt_softc *mpt;
4c42baf4
SW
1270 bus_addr_t chain_list_addr;
1271 int first_lim, seg, this_seg_lim;
1272 uint32_t addr, cur_off, flags, nxt_off, tf;
2545bca0
MD
1273 void *sglp = NULL;
1274 MSG_REQUEST_HEADER *hdrp;
1275 SGE_SIMPLE64 *se;
1276 SGE_CHAIN64 *ce;
1277 int istgt = 0;
1278
1279 req = (request_t *)arg;
1280 ccb = req->ccb;
1281
1282 mpt = ccb->ccb_h.ccb_mpt_ptr;
1283 req = ccb->ccb_h.ccb_req_ptr;
1284
1285 hdrp = req->req_vbuf;
1286 mpt_off = req->req_vbuf;
1287
1288 if (error == 0 && ((uint32_t)nseg) >= mpt->max_seg_cnt) {
1289 error = EFBIG;
1290 }
1291
1292 if (error == 0) {
1293 switch (hdrp->Function) {
1294 case MPI_FUNCTION_SCSI_IO_REQUEST:
1295 case MPI_FUNCTION_RAID_SCSI_IO_PASSTHROUGH:
1296 istgt = 0;
1297 sglp = &((PTR_MSG_SCSI_IO_REQUEST)hdrp)->SGL;
1298 break;
1299 case MPI_FUNCTION_TARGET_ASSIST:
1300 istgt = 1;
1301 sglp = &((PTR_MSG_TARGET_ASSIST_REQUEST)hdrp)->SGL;
1302 break;
1303 default:
1304 mpt_prt(mpt, "bad fct 0x%x in mpt_execute_req_a64\n",
1305 hdrp->Function);
1306 error = EINVAL;
1307 break;
1308 }
1309 }
1310
1311 if (error == 0 && ((uint32_t)nseg) >= mpt->max_seg_cnt) {
1312 error = EFBIG;
1313 mpt_prt(mpt, "segment count %d too large (max %u)\n",
1314 nseg, mpt->max_seg_cnt);
1315 }
1316
1317bad:
1318 if (error != 0) {
1319 if (error != EFBIG && error != ENOMEM) {
1320 mpt_prt(mpt, "mpt_execute_req_a64: err %d\n", error);
1321 }
1322 if ((ccb->ccb_h.status & CAM_STATUS_MASK) == CAM_REQ_INPROG) {
1323 cam_status status;
1324 mpt_freeze_ccb(ccb);
1325 if (error == EFBIG) {
1326 status = CAM_REQ_TOO_BIG;
1327 } else if (error == ENOMEM) {
1328 if (mpt->outofbeer == 0) {
1329 mpt->outofbeer = 1;
1330 xpt_freeze_simq(mpt->sim, 1);
1331 mpt_lprt(mpt, MPT_PRT_DEBUG,
1332 "FREEZEQ\n");
1333 }
1334 status = CAM_REQUEUE_REQ;
1335 } else {
1336 status = CAM_REQ_CMP_ERR;
1337 }
1338 mpt_set_ccb_status(ccb, status);
1339 }
1340 if (hdrp->Function == MPI_FUNCTION_TARGET_ASSIST) {
1341 request_t *cmd_req =
1342 MPT_TAG_2_REQ(mpt, ccb->csio.tag_id);
1343 MPT_TGT_STATE(mpt, cmd_req)->state = TGT_STATE_IN_CAM;
1344 MPT_TGT_STATE(mpt, cmd_req)->ccb = NULL;
1345 MPT_TGT_STATE(mpt, cmd_req)->req = NULL;
1346 }
1347 ccb->ccb_h.status &= ~CAM_SIM_QUEUED;
4c42baf4 1348 KASSERT(ccb->ccb_h.status, ("zero ccb sts at %d", __LINE__));
2545bca0
MD
1349 xpt_done(ccb);
1350 CAMLOCK_2_MPTLOCK(mpt);
1351 mpt_free_request(mpt, req);
1352 MPTLOCK_2_CAMLOCK(mpt);
1353 return;
1354 }
1355
1356 /*
1357 * No data to transfer?
1358 * Just make a single simple SGL with zero length.
1359 */
1360
1361 if (mpt->verbose >= MPT_PRT_DEBUG) {
1362 int tidx = ((char *)sglp) - mpt_off;
1363 memset(&mpt_off[tidx], 0xff, MPT_REQUEST_AREA - tidx);
1364 }
1365
1366 if (nseg == 0) {
1367 SGE_SIMPLE32 *se1 = (SGE_SIMPLE32 *) sglp;
1368 MPI_pSGE_SET_FLAGS(se1,
1369 (MPI_SGE_FLAGS_LAST_ELEMENT | MPI_SGE_FLAGS_END_OF_BUFFER |
1370 MPI_SGE_FLAGS_SIMPLE_ELEMENT | MPI_SGE_FLAGS_END_OF_LIST));
1371 se1->FlagsLength = htole32(se1->FlagsLength);
1372 goto out;
1373 }
1374
1375
1376 flags = MPI_SGE_FLAGS_SIMPLE_ELEMENT | MPI_SGE_FLAGS_64_BIT_ADDRESSING;
1377 if (istgt == 0) {
1378 if ((ccb->ccb_h.flags & CAM_DIR_MASK) == CAM_DIR_OUT) {
1379 flags |= MPI_SGE_FLAGS_HOST_TO_IOC;
1380 }
1381 } else {
1382 if ((ccb->ccb_h.flags & CAM_DIR_MASK) == CAM_DIR_IN) {
1383 flags |= MPI_SGE_FLAGS_HOST_TO_IOC;
1384 }
1385 }
1386
1387 if (!(ccb->ccb_h.flags & (CAM_SG_LIST_PHYS|CAM_DATA_PHYS))) {
1388 bus_dmasync_op_t op;
1389 if (istgt == 0) {
1390 if ((ccb->ccb_h.flags & CAM_DIR_MASK) == CAM_DIR_IN) {
1391 op = BUS_DMASYNC_PREREAD;
1392 } else {
1393 op = BUS_DMASYNC_PREWRITE;
1394 }
1395 } else {
1396 if ((ccb->ccb_h.flags & CAM_DIR_MASK) == CAM_DIR_IN) {
1397 op = BUS_DMASYNC_PREWRITE;
1398 } else {
1399 op = BUS_DMASYNC_PREREAD;
1400 }
1401 }
1402 bus_dmamap_sync(mpt->buffer_dmat, req->dmap, op);
1403 }
1404
1405 /*
1406 * Okay, fill in what we can at the end of the command frame.
1407 * If we have up to MPT_NSGL_FIRST, we can fit them all into
1408 * the command frame.
1409 *
1410 * Otherwise, we fill up through MPT_NSGL_FIRST less one
1411 * SIMPLE64 pointers and start doing CHAIN64 entries after
1412 * that.
1413 */
1414
1415 if (nseg < MPT_NSGL_FIRST(mpt)) {
1416 first_lim = nseg;
1417 } else {
1418 /*
1419 * Leave room for CHAIN element
1420 */
1421 first_lim = MPT_NSGL_FIRST(mpt) - 1;
1422 }
1423
1424 se = (SGE_SIMPLE64 *) sglp;
1425 for (seg = 0; seg < first_lim; seg++, se++, dm_segs++) {
4c42baf4 1426 tf = flags;
2545bca0 1427 memset(se, 0, sizeof (*se));
4c42baf4 1428 MPI_pSGE_SET_LENGTH(se, dm_segs->ds_len);
2545bca0
MD
1429 se->Address.Low = htole32(dm_segs->ds_addr & 0xffffffff);
1430 if (sizeof(bus_addr_t) > 4) {
4c42baf4
SW
1431 addr = ((uint64_t)dm_segs->ds_addr) >> 32;
1432 /* SAS1078 36GB limitation WAR */
1433 if (mpt->is_1078 && (((uint64_t)dm_segs->ds_addr +
1434 MPI_SGE_LENGTH(se->FlagsLength)) >> 32) == 9) {
1435 addr |= (1 << 31);
1436 tf |= MPI_SGE_FLAGS_LOCAL_ADDRESS;
1437 }
1438 se->Address.High = htole32(addr);
2545bca0 1439 }
2545bca0
MD
1440 if (seg == first_lim - 1) {
1441 tf |= MPI_SGE_FLAGS_LAST_ELEMENT;
1442 }
1443 if (seg == nseg - 1) {
1444 tf |= MPI_SGE_FLAGS_END_OF_LIST |
1445 MPI_SGE_FLAGS_END_OF_BUFFER;
1446 }
1447 MPI_pSGE_SET_FLAGS(se, tf);
1448 se->FlagsLength = htole32(se->FlagsLength);
1449 }
1450
1451 if (seg == nseg) {
1452 goto out;
1453 }
1454
1455 /*
1456 * Tell the IOC where to find the first chain element.
1457 */
1458 hdrp->ChainOffset = ((char *)se - (char *)hdrp) >> 2;
1459 nxt_off = MPT_RQSL(mpt);
1460 trq = req;
1461
1462 /*
1463 * Make up the rest of the data segments out of a chain element
4c42baf4 1464 * (contained in the current request frame) which points to
2545bca0
MD
1465 * SIMPLE64 elements in the next request frame, possibly ending
1466 * with *another* chain element (if there's more).
1467 */
1468 while (seg < nseg) {
2545bca0
MD
1469 /*
1470 * Point to the chain descriptor. Note that the chain
1471 * descriptor is at the end of the *previous* list (whether
1472 * chain or simple).
1473 */
1474 ce = (SGE_CHAIN64 *) se;
1475
1476 /*
1477 * Before we change our current pointer, make sure we won't
1478 * overflow the request area with this frame. Note that we
1479 * test against 'greater than' here as it's okay in this case
1480 * to have next offset be just outside the request area.
1481 */
1482 if ((nxt_off + MPT_RQSL(mpt)) > MPT_REQUEST_AREA) {
1483 nxt_off = MPT_REQUEST_AREA;
1484 goto next_chain;
1485 }
1486
1487 /*
1488 * Set our SGE element pointer to the beginning of the chain
1489 * list and update our next chain list offset.
1490 */
1491 se = (SGE_SIMPLE64 *) &mpt_off[nxt_off];
1492 cur_off = nxt_off;
1493 nxt_off += MPT_RQSL(mpt);
1494
1495 /*
4c42baf4 1496 * Now initialize the chain descriptor.
2545bca0
MD
1497 */
1498 memset(ce, 0, sizeof (*ce));
1499
1500 /*
1501 * Get the physical address of the chain list.
1502 */
1503 chain_list_addr = trq->req_pbuf;
1504 chain_list_addr += cur_off;
1505 if (sizeof (bus_addr_t) > 4) {
1506 ce->Address.High =
1507 htole32(((uint64_t)chain_list_addr) >> 32);
1508 }
1509 ce->Address.Low = htole32(chain_list_addr & 0xffffffff);
1510 ce->Flags = MPI_SGE_FLAGS_CHAIN_ELEMENT |
1511 MPI_SGE_FLAGS_64_BIT_ADDRESSING;
1512
1513 /*
1514 * If we have more than a frame's worth of segments left,
1515 * set up the chain list to have the last element be another
1516 * chain descriptor.
1517 */
1518 if ((nseg - seg) > MPT_NSGL(mpt)) {
1519 this_seg_lim = seg + MPT_NSGL(mpt) - 1;
1520 /*
1521 * The length of the chain is the length in bytes of the
1522 * number of segments plus the next chain element.
1523 *
1524 * The next chain descriptor offset is the length,
1525 * in words, of the number of segments.
1526 */
1527 ce->Length = (this_seg_lim - seg) *
1528 sizeof (SGE_SIMPLE64);
1529 ce->NextChainOffset = ce->Length >> 2;
1530 ce->Length += sizeof (SGE_CHAIN64);
1531 } else {
1532 this_seg_lim = nseg;
1533 ce->Length = (this_seg_lim - seg) *
1534 sizeof (SGE_SIMPLE64);
1535 }
1536 ce->Length = htole16(ce->Length);
1537
1538 /*
1539 * Fill in the chain list SGE elements with our segment data.
1540 *
1541 * If we're the last element in this chain list, set the last
1542 * element flag. If we're the completely last element period,
1543 * set the end of list and end of buffer flags.
1544 */
1545 while (seg < this_seg_lim) {
4c42baf4 1546 tf = flags;
2545bca0 1547 memset(se, 0, sizeof (*se));
4c42baf4 1548 MPI_pSGE_SET_LENGTH(se, dm_segs->ds_len);
2545bca0
MD
1549 se->Address.Low = htole32(dm_segs->ds_addr &
1550 0xffffffff);
1551 if (sizeof (bus_addr_t) > 4) {
4c42baf4
SW
1552 addr = ((uint64_t)dm_segs->ds_addr) >> 32;
1553 /* SAS1078 36GB limitation WAR */
1554 if (mpt->is_1078 &&
1555 (((uint64_t)dm_segs->ds_addr +
1556 MPI_SGE_LENGTH(se->FlagsLength)) >>
1557 32) == 9) {
1558 addr |= (1 << 31);
1559 tf |= MPI_SGE_FLAGS_LOCAL_ADDRESS;
1560 }
1561 se->Address.High = htole32(addr);
2545bca0 1562 }
4c42baf4 1563 if (seg == this_seg_lim - 1) {
2545bca0
MD
1564 tf |= MPI_SGE_FLAGS_LAST_ELEMENT;
1565 }
1566 if (seg == nseg - 1) {
1567 tf |= MPI_SGE_FLAGS_END_OF_LIST |
1568 MPI_SGE_FLAGS_END_OF_BUFFER;
1569 }
1570 MPI_pSGE_SET_FLAGS(se, tf);
1571 se->FlagsLength = htole32(se->FlagsLength);
1572 se++;
1573 seg++;
1574 dm_segs++;
1575 }
1576
1577 next_chain:
1578 /*
1579 * If we have more segments to do and we've used up all of
1580 * the space in a request area, go allocate another one
1581 * and chain to that.
1582 */
1583 if (seg < nseg && nxt_off >= MPT_REQUEST_AREA) {
1584 request_t *nrq;
1585
1586 CAMLOCK_2_MPTLOCK(mpt);
1587 nrq = mpt_get_request(mpt, FALSE);
1588 MPTLOCK_2_CAMLOCK(mpt);
1589
1590 if (nrq == NULL) {
1591 error = ENOMEM;
1592 goto bad;
1593 }
1594
1595 /*
1596 * Append the new request area on the tail of our list.
1597 */
1598 if ((trq = req->chain) == NULL) {
1599 req->chain = nrq;
1600 } else {
1601 while (trq->chain != NULL) {
1602 trq = trq->chain;
1603 }
1604 trq->chain = nrq;
1605 }
1606 trq = nrq;
1607 mpt_off = trq->req_vbuf;
1608 if (mpt->verbose >= MPT_PRT_DEBUG) {
1609 memset(mpt_off, 0xff, MPT_REQUEST_AREA);
1610 }
1611 nxt_off = 0;
1612 }
1613 }
1614out:
1615
1616 /*
1617 * Last time we need to check if this CCB needs to be aborted.
1618 */
1619 if ((ccb->ccb_h.status & CAM_STATUS_MASK) != CAM_REQ_INPROG) {
1620 if (hdrp->Function == MPI_FUNCTION_TARGET_ASSIST) {
1621 request_t *cmd_req =
1622 MPT_TAG_2_REQ(mpt, ccb->csio.tag_id);
1623 MPT_TGT_STATE(mpt, cmd_req)->state = TGT_STATE_IN_CAM;
1624 MPT_TGT_STATE(mpt, cmd_req)->ccb = NULL;
1625 MPT_TGT_STATE(mpt, cmd_req)->req = NULL;
1626 }
1627 mpt_prt(mpt,
1628 "mpt_execute_req_a64: I/O cancelled (status 0x%x)\n",
1629 ccb->ccb_h.status & CAM_STATUS_MASK);
1630 if (nseg && (ccb->ccb_h.flags & CAM_SG_LIST_PHYS) == 0) {
1631 bus_dmamap_unload(mpt->buffer_dmat, req->dmap);
1632 }
1633 ccb->ccb_h.status &= ~CAM_SIM_QUEUED;
4c42baf4 1634 KASSERT(ccb->ccb_h.status, ("zero ccb sts at %d", __LINE__));
2545bca0
MD
1635 xpt_done(ccb);
1636 CAMLOCK_2_MPTLOCK(mpt);
1637 mpt_free_request(mpt, req);
1638 MPTLOCK_2_CAMLOCK(mpt);
1639 return;
1640 }
1641
1642 ccb->ccb_h.status |= CAM_SIM_QUEUED;
1643 if (ccb->ccb_h.timeout != CAM_TIME_INFINITY) {
1644 mpt_req_timeout(req, (ccb->ccb_h.timeout * hz) / 1000,
1645 mpt_timeout, ccb);
1646 }
1647 if (mpt->verbose > MPT_PRT_DEBUG) {
1648 int nc = 0;
1649 mpt_print_request(req->req_vbuf);
1650 for (trq = req->chain; trq; trq = trq->chain) {
1651 kprintf(" Additional Chain Area %d\n", nc++);
1652 mpt_dump_sgl(trq->req_vbuf, 0);
1653 }
1654 }
1655
1656 if (hdrp->Function == MPI_FUNCTION_TARGET_ASSIST) {
1657 request_t *cmd_req = MPT_TAG_2_REQ(mpt, ccb->csio.tag_id);
1658 mpt_tgt_state_t *tgt = MPT_TGT_STATE(mpt, cmd_req);
1659#ifdef WE_TRUST_AUTO_GOOD_STATUS
1660 if ((ccb->ccb_h.flags & CAM_SEND_STATUS) &&
1661 csio->scsi_status == SCSI_STATUS_OK && tgt->resid == 0) {
1662 tgt->state = TGT_STATE_MOVING_DATA_AND_STATUS;
1663 } else {
1664 tgt->state = TGT_STATE_MOVING_DATA;
1665 }
1666#else
1667 tgt->state = TGT_STATE_MOVING_DATA;
1668#endif
1669 }
1670 CAMLOCK_2_MPTLOCK(mpt);
1671 mpt_send_cmd(mpt, req);
1672 MPTLOCK_2_CAMLOCK(mpt);
1673}
1674
1675static void
1676mpt_execute_req(void *arg, bus_dma_segment_t *dm_segs, int nseg, int error)
1677{
1678 request_t *req, *trq;
1679 char *mpt_off;
1680 union ccb *ccb;
1681 struct mpt_softc *mpt;
1682 int seg, first_lim;
1683 uint32_t flags, nxt_off;
1684 void *sglp = NULL;
1685 MSG_REQUEST_HEADER *hdrp;
1686 SGE_SIMPLE32 *se;
1687 SGE_CHAIN32 *ce;
1688 int istgt = 0;
1689
1690 req = (request_t *)arg;
1691 ccb = req->ccb;
1692
1693 mpt = ccb->ccb_h.ccb_mpt_ptr;
1694 req = ccb->ccb_h.ccb_req_ptr;
1695
1696 hdrp = req->req_vbuf;
1697 mpt_off = req->req_vbuf;
1698
1699
1700 if (error == 0 && ((uint32_t)nseg) >= mpt->max_seg_cnt) {
1701 error = EFBIG;
1702 }
1703
1704 if (error == 0) {
1705 switch (hdrp->Function) {
1706 case MPI_FUNCTION_SCSI_IO_REQUEST:
1707 case MPI_FUNCTION_RAID_SCSI_IO_PASSTHROUGH:
1708 sglp = &((PTR_MSG_SCSI_IO_REQUEST)hdrp)->SGL;
1709 break;
1710 case MPI_FUNCTION_TARGET_ASSIST:
1711 istgt = 1;
1712 sglp = &((PTR_MSG_TARGET_ASSIST_REQUEST)hdrp)->SGL;
1713 break;
1714 default:
1715 mpt_prt(mpt, "bad fct 0x%x in mpt_execute_req\n",
1716 hdrp->Function);
1717 error = EINVAL;
1718 break;
1719 }
1720 }
1721
1722 if (error == 0 && ((uint32_t)nseg) >= mpt->max_seg_cnt) {
1723 error = EFBIG;
1724 mpt_prt(mpt, "segment count %d too large (max %u)\n",
1725 nseg, mpt->max_seg_cnt);
1726 }
1727
1728bad:
1729 if (error != 0) {
1730 if (error != EFBIG && error != ENOMEM) {
1731 mpt_prt(mpt, "mpt_execute_req: err %d\n", error);
1732 }
1733 if ((ccb->ccb_h.status & CAM_STATUS_MASK) == CAM_REQ_INPROG) {
1734 cam_status status;
1735 mpt_freeze_ccb(ccb);
1736 if (error == EFBIG) {
1737 status = CAM_REQ_TOO_BIG;
1738 } else if (error == ENOMEM) {
1739 if (mpt->outofbeer == 0) {
1740 mpt->outofbeer = 1;
1741 xpt_freeze_simq(mpt->sim, 1);
1742 mpt_lprt(mpt, MPT_PRT_DEBUG,
1743 "FREEZEQ\n");
1744 }
1745 status = CAM_REQUEUE_REQ;
1746 } else {
1747 status = CAM_REQ_CMP_ERR;
1748 }
1749 mpt_set_ccb_status(ccb, status);
1750 }
1751 if (hdrp->Function == MPI_FUNCTION_TARGET_ASSIST) {
1752 request_t *cmd_req =
1753 MPT_TAG_2_REQ(mpt, ccb->csio.tag_id);
1754 MPT_TGT_STATE(mpt, cmd_req)->state = TGT_STATE_IN_CAM;
1755 MPT_TGT_STATE(mpt, cmd_req)->ccb = NULL;
1756 MPT_TGT_STATE(mpt, cmd_req)->req = NULL;
1757 }
1758 ccb->ccb_h.status &= ~CAM_SIM_QUEUED;
4c42baf4 1759 KASSERT(ccb->ccb_h.status, ("zero ccb sts at %d", __LINE__));
2545bca0
MD
1760 xpt_done(ccb);
1761 CAMLOCK_2_MPTLOCK(mpt);
1762 mpt_free_request(mpt, req);
1763 MPTLOCK_2_CAMLOCK(mpt);
1764 return;
1765 }
1766
1767 /*
1768 * No data to transfer?
1769 * Just make a single simple SGL with zero length.
1770 */
1771
1772 if (mpt->verbose >= MPT_PRT_DEBUG) {
1773 int tidx = ((char *)sglp) - mpt_off;
1774 memset(&mpt_off[tidx], 0xff, MPT_REQUEST_AREA - tidx);
1775 }
1776
1777 if (nseg == 0) {
1778 SGE_SIMPLE32 *se1 = (SGE_SIMPLE32 *) sglp;
1779 MPI_pSGE_SET_FLAGS(se1,
1780 (MPI_SGE_FLAGS_LAST_ELEMENT | MPI_SGE_FLAGS_END_OF_BUFFER |
1781 MPI_SGE_FLAGS_SIMPLE_ELEMENT | MPI_SGE_FLAGS_END_OF_LIST));
1782 se1->FlagsLength = htole32(se1->FlagsLength);
1783 goto out;
1784 }
1785
1786
1787 flags = MPI_SGE_FLAGS_SIMPLE_ELEMENT;
1788 if (istgt == 0) {
1789 if ((ccb->ccb_h.flags & CAM_DIR_MASK) == CAM_DIR_OUT) {
1790 flags |= MPI_SGE_FLAGS_HOST_TO_IOC;
1791 }
1792 } else {
1793 if ((ccb->ccb_h.flags & CAM_DIR_MASK) == CAM_DIR_IN) {
1794 flags |= MPI_SGE_FLAGS_HOST_TO_IOC;
1795 }
1796 }
1797
1798 if (!(ccb->ccb_h.flags & (CAM_SG_LIST_PHYS|CAM_DATA_PHYS))) {
1799 bus_dmasync_op_t op;
1800 if (istgt) {
1801 if ((ccb->ccb_h.flags & CAM_DIR_MASK) == CAM_DIR_IN) {
1802 op = BUS_DMASYNC_PREREAD;
1803 } else {
1804 op = BUS_DMASYNC_PREWRITE;
1805 }
1806 } else {
1807 if ((ccb->ccb_h.flags & CAM_DIR_MASK) == CAM_DIR_IN) {
1808 op = BUS_DMASYNC_PREWRITE;
1809 } else {
1810 op = BUS_DMASYNC_PREREAD;
1811 }
1812 }
1813 bus_dmamap_sync(mpt->buffer_dmat, req->dmap, op);
1814 }
1815
1816 /*
1817 * Okay, fill in what we can at the end of the command frame.
1818 * If we have up to MPT_NSGL_FIRST, we can fit them all into
1819 * the command frame.
1820 *
1821 * Otherwise, we fill up through MPT_NSGL_FIRST less one
1822 * SIMPLE32 pointers and start doing CHAIN32 entries after
1823 * that.
1824 */
1825
1826 if (nseg < MPT_NSGL_FIRST(mpt)) {
1827 first_lim = nseg;
1828 } else {
1829 /*
1830 * Leave room for CHAIN element
1831 */
1832 first_lim = MPT_NSGL_FIRST(mpt) - 1;
1833 }
1834
1835 se = (SGE_SIMPLE32 *) sglp;
1836 for (seg = 0; seg < first_lim; seg++, se++, dm_segs++) {
1837 uint32_t tf;
1838
1839 memset(se, 0,sizeof (*se));
1840 se->Address = htole32(dm_segs->ds_addr);
1841
2545bca0
MD
1842 MPI_pSGE_SET_LENGTH(se, dm_segs->ds_len);
1843 tf = flags;
1844 if (seg == first_lim - 1) {
1845 tf |= MPI_SGE_FLAGS_LAST_ELEMENT;
1846 }
1847 if (seg == nseg - 1) {
1848 tf |= MPI_SGE_FLAGS_END_OF_LIST |
1849 MPI_SGE_FLAGS_END_OF_BUFFER;
1850 }
1851 MPI_pSGE_SET_FLAGS(se, tf);
1852 se->FlagsLength = htole32(se->FlagsLength);
1853 }
1854
1855 if (seg == nseg) {
1856 goto out;
1857 }
1858
1859 /*
1860 * Tell the IOC where to find the first chain element.
1861 */
1862 hdrp->ChainOffset = ((char *)se - (char *)hdrp) >> 2;
1863 nxt_off = MPT_RQSL(mpt);
1864 trq = req;
1865
1866 /*
1867 * Make up the rest of the data segments out of a chain element
4c42baf4 1868 * (contained in the current request frame) which points to
2545bca0
MD
1869 * SIMPLE32 elements in the next request frame, possibly ending
1870 * with *another* chain element (if there's more).
1871 */
1872 while (seg < nseg) {
1873 int this_seg_lim;
1874 uint32_t tf, cur_off;
1875 bus_addr_t chain_list_addr;
1876
1877 /*
1878 * Point to the chain descriptor. Note that the chain
1879 * descriptor is at the end of the *previous* list (whether
1880 * chain or simple).
1881 */
1882 ce = (SGE_CHAIN32 *) se;
1883
1884 /*
1885 * Before we change our current pointer, make sure we won't
1886 * overflow the request area with this frame. Note that we
1887 * test against 'greater than' here as it's okay in this case
1888 * to have next offset be just outside the request area.
1889 */
1890 if ((nxt_off + MPT_RQSL(mpt)) > MPT_REQUEST_AREA) {
1891 nxt_off = MPT_REQUEST_AREA;
1892 goto next_chain;
1893 }
1894
1895 /*
1896 * Set our SGE element pointer to the beginning of the chain
1897 * list and update our next chain list offset.
1898 */
1899 se = (SGE_SIMPLE32 *) &mpt_off[nxt_off];
1900 cur_off = nxt_off;
1901 nxt_off += MPT_RQSL(mpt);
1902
1903 /*
4c42baf4 1904 * Now initialize the chain descriptor.
2545bca0
MD
1905 */
1906 memset(ce, 0, sizeof (*ce));
1907
1908 /*
1909 * Get the physical address of the chain list.
1910 */
1911 chain_list_addr = trq->req_pbuf;
1912 chain_list_addr += cur_off;
1913
1914
1915
1916 ce->Address = htole32(chain_list_addr);
1917 ce->Flags = MPI_SGE_FLAGS_CHAIN_ELEMENT;
1918
1919
1920 /*
1921 * If we have more than a frame's worth of segments left,
1922 * set up the chain list to have the last element be another
1923 * chain descriptor.
1924 */
1925 if ((nseg - seg) > MPT_NSGL(mpt)) {
1926 this_seg_lim = seg + MPT_NSGL(mpt) - 1;
1927 /*
1928 * The length of the chain is the length in bytes of the
1929 * number of segments plus the next chain element.
1930 *
1931 * The next chain descriptor offset is the length,
1932 * in words, of the number of segments.
1933 */
1934 ce->Length = (this_seg_lim - seg) *
1935 sizeof (SGE_SIMPLE32);
1936 ce->NextChainOffset = ce->Length >> 2;
1937 ce->Length += sizeof (SGE_CHAIN32);
1938 } else {
1939 this_seg_lim = nseg;
1940 ce->Length = (this_seg_lim - seg) *
1941 sizeof (SGE_SIMPLE32);
1942 }
1943 ce->Length = htole16(ce->Length);
1944
1945 /*
1946 * Fill in the chain list SGE elements with our segment data.
1947 *
1948 * If we're the last element in this chain list, set the last
1949 * element flag. If we're the completely last element period,
1950 * set the end of list and end of buffer flags.
1951 */
1952 while (seg < this_seg_lim) {
1953 memset(se, 0, sizeof (*se));
1954 se->Address = htole32(dm_segs->ds_addr);
1955
2545bca0
MD
1956 MPI_pSGE_SET_LENGTH(se, dm_segs->ds_len);
1957 tf = flags;
4c42baf4 1958 if (seg == this_seg_lim - 1) {
2545bca0
MD
1959 tf |= MPI_SGE_FLAGS_LAST_ELEMENT;
1960 }
1961 if (seg == nseg - 1) {
1962 tf |= MPI_SGE_FLAGS_END_OF_LIST |
1963 MPI_SGE_FLAGS_END_OF_BUFFER;
1964 }
1965 MPI_pSGE_SET_FLAGS(se, tf);
1966 se->FlagsLength = htole32(se->FlagsLength);
1967 se++;
1968 seg++;
1969 dm_segs++;
1970 }
1971
1972 next_chain:
1973 /*
1974 * If we have more segments to do and we've used up all of
1975 * the space in a request area, go allocate another one
1976 * and chain to that.
1977 */
1978 if (seg < nseg && nxt_off >= MPT_REQUEST_AREA) {
1979 request_t *nrq;
1980
1981 CAMLOCK_2_MPTLOCK(mpt);
1982 nrq = mpt_get_request(mpt, FALSE);
1983 MPTLOCK_2_CAMLOCK(mpt);
1984
1985 if (nrq == NULL) {
1986 error = ENOMEM;
1987 goto bad;
1988 }
1989
1990 /*
1991 * Append the new request area on the tail of our list.
1992 */
1993 if ((trq = req->chain) == NULL) {
1994 req->chain = nrq;
1995 } else {
1996 while (trq->chain != NULL) {
1997 trq = trq->chain;
1998 }
1999 trq->chain = nrq;
2000 }
2001 trq = nrq;
2002 mpt_off = trq->req_vbuf;
2003 if (mpt->verbose >= MPT_PRT_DEBUG) {
2004 memset(mpt_off, 0xff, MPT_REQUEST_AREA);
2005 }
2006 nxt_off = 0;
2007 }
2008 }
2009out:
2010
2011 /*
2012 * Last time we need to check if this CCB needs to be aborted.
2013 */
2014 if ((ccb->ccb_h.status & CAM_STATUS_MASK) != CAM_REQ_INPROG) {
2015 if (hdrp->Function == MPI_FUNCTION_TARGET_ASSIST) {
2016 request_t *cmd_req =
2017 MPT_TAG_2_REQ(mpt, ccb->csio.tag_id);
2018 MPT_TGT_STATE(mpt, cmd_req)->state = TGT_STATE_IN_CAM;
2019 MPT_TGT_STATE(mpt, cmd_req)->ccb = NULL;
2020 MPT_TGT_STATE(mpt, cmd_req)->req = NULL;
2021 }
2022 mpt_prt(mpt,
2023 "mpt_execute_req: I/O cancelled (status 0x%x)\n",
2024 ccb->ccb_h.status & CAM_STATUS_MASK);
2025 if (nseg && (ccb->ccb_h.flags & CAM_SG_LIST_PHYS) == 0) {
2026 bus_dmamap_unload(mpt->buffer_dmat, req->dmap);
2027 }
2028 ccb->ccb_h.status &= ~CAM_SIM_QUEUED;
4c42baf4 2029 KASSERT(ccb->ccb_h.status, ("zero ccb sts at %d", __LINE__));
2545bca0
MD
2030 xpt_done(ccb);
2031 CAMLOCK_2_MPTLOCK(mpt);
2032 mpt_free_request(mpt, req);
2033 MPTLOCK_2_CAMLOCK(mpt);
2034 return;
2035 }
2036
2037 ccb->ccb_h.status |= CAM_SIM_QUEUED;
2038 if (ccb->ccb_h.timeout != CAM_TIME_INFINITY) {
2039 mpt_req_timeout(req, (ccb->ccb_h.timeout * hz) / 1000,
2040 mpt_timeout, ccb);
2041 }
2042 if (mpt->verbose > MPT_PRT_DEBUG) {
2043 int nc = 0;
2044 mpt_print_request(req->req_vbuf);
2045 for (trq = req->chain; trq; trq = trq->chain) {
2046 kprintf(" Additional Chain Area %d\n", nc++);
2047 mpt_dump_sgl(trq->req_vbuf, 0);
2048 }
2049 }
2050
2051 if (hdrp->Function == MPI_FUNCTION_TARGET_ASSIST) {
2052 request_t *cmd_req = MPT_TAG_2_REQ(mpt, ccb->csio.tag_id);
2053 mpt_tgt_state_t *tgt = MPT_TGT_STATE(mpt, cmd_req);
2054#ifdef WE_TRUST_AUTO_GOOD_STATUS
2055 if ((ccb->ccb_h.flags & CAM_SEND_STATUS) &&
2056 csio->scsi_status == SCSI_STATUS_OK && tgt->resid == 0) {
2057 tgt->state = TGT_STATE_MOVING_DATA_AND_STATUS;
2058 } else {
2059 tgt->state = TGT_STATE_MOVING_DATA;
2060 }
2061#else
2062 tgt->state = TGT_STATE_MOVING_DATA;
2063#endif
2064 }
2065 CAMLOCK_2_MPTLOCK(mpt);
2066 mpt_send_cmd(mpt, req);
2067 MPTLOCK_2_CAMLOCK(mpt);
2068}
2069
2070static void
2071mpt_start(struct cam_sim *sim, union ccb *ccb)
2072{
2073 request_t *req;
2074 struct mpt_softc *mpt;
2075 MSG_SCSI_IO_REQUEST *mpt_req;
2076 struct ccb_scsiio *csio = &ccb->csio;
2077 struct ccb_hdr *ccbh = &ccb->ccb_h;
2078 bus_dmamap_callback_t *cb;
2079 target_id_t tgt;
2080 int raid_passthru;
2081
2082 /* Get the pointer for the physical addapter */
2083 mpt = ccb->ccb_h.ccb_mpt_ptr;
2084 raid_passthru = (sim == mpt->phydisk_sim);
2085
2086 CAMLOCK_2_MPTLOCK(mpt);
2087 if ((req = mpt_get_request(mpt, FALSE)) == NULL) {
2088 if (mpt->outofbeer == 0) {
2089 mpt->outofbeer = 1;
2090 xpt_freeze_simq(mpt->sim, 1);
2091 mpt_lprt(mpt, MPT_PRT_DEBUG, "FREEZEQ\n");
2092 }
2093 ccb->ccb_h.status &= ~CAM_SIM_QUEUED;
2094 mpt_set_ccb_status(ccb, CAM_REQUEUE_REQ);
2095 MPTLOCK_2_CAMLOCK(mpt);
2096 xpt_done(ccb);
2097 return;
2098 }
2099#ifdef INVARIANTS
2100 mpt_req_not_spcl(mpt, req, "mpt_start", __LINE__);
2101#endif
2102 MPTLOCK_2_CAMLOCK(mpt);
2103
2104 if (sizeof (bus_addr_t) > 4) {
2105 cb = mpt_execute_req_a64;
2106 } else {
2107 cb = mpt_execute_req;
2108 }
2109
2110 /*
2111 * Link the ccb and the request structure so we can find
2112 * the other knowing either the request or the ccb
2113 */
2114 req->ccb = ccb;
2115 ccb->ccb_h.ccb_req_ptr = req;
2116
2117 /* Now we build the command for the IOC */
2118 mpt_req = req->req_vbuf;
2119 memset(mpt_req, 0, sizeof (MSG_SCSI_IO_REQUEST));
2120
2121 mpt_req->Function = MPI_FUNCTION_SCSI_IO_REQUEST;
2122 if (raid_passthru) {
2123 mpt_req->Function = MPI_FUNCTION_RAID_SCSI_IO_PASSTHROUGH;
2124 CAMLOCK_2_MPTLOCK(mpt);
2125 if (mpt_map_physdisk(mpt, ccb, &tgt) != 0) {
2126 MPTLOCK_2_CAMLOCK(mpt);
2127 ccb->ccb_h.status &= ~CAM_SIM_QUEUED;
2128 mpt_set_ccb_status(ccb, CAM_DEV_NOT_THERE);
2129 xpt_done(ccb);
2130 return;
2131 }
2132 MPTLOCK_2_CAMLOCK(mpt);
2133 mpt_req->Bus = 0; /* we never set bus here */
2134 } else {
2135 tgt = ccb->ccb_h.target_id;
2136 mpt_req->Bus = 0; /* XXX */
2137
2138 }
2139 mpt_req->SenseBufferLength =
2140 (csio->sense_len < MPT_SENSE_SIZE) ?
2141 csio->sense_len : MPT_SENSE_SIZE;
2142
2143 /*
2144 * We use the message context to find the request structure when we
2145 * Get the command completion interrupt from the IOC.
2146 */
2147 mpt_req->MsgContext = htole32(req->index | scsi_io_handler_id);
2148
2149 /* Which physical device to do the I/O on */
2150 mpt_req->TargetID = tgt;
2151
2152 /* We assume a single level LUN type */
2153 if (ccb->ccb_h.target_lun >= MPT_MAX_LUNS) {
2154 mpt_req->LUN[0] = 0x40 | ((ccb->ccb_h.target_lun >> 8) & 0x3f);
2155 mpt_req->LUN[1] = ccb->ccb_h.target_lun & 0xff;
2156 } else {
2157 mpt_req->LUN[1] = ccb->ccb_h.target_lun;
2158 }
2159
2160 /* Set the direction of the transfer */
2161 if ((ccb->ccb_h.flags & CAM_DIR_MASK) == CAM_DIR_IN) {
2162 mpt_req->Control = MPI_SCSIIO_CONTROL_READ;
2163 } else if ((ccb->ccb_h.flags & CAM_DIR_MASK) == CAM_DIR_OUT) {
2164 mpt_req->Control = MPI_SCSIIO_CONTROL_WRITE;
2165 } else {
2166 mpt_req->Control = MPI_SCSIIO_CONTROL_NODATATRANSFER;
2167 }
2168
2169 if ((ccb->ccb_h.flags & CAM_TAG_ACTION_VALID) != 0) {
2170 switch(ccb->csio.tag_action) {
2171 case MSG_HEAD_OF_Q_TAG:
2172 mpt_req->Control |= MPI_SCSIIO_CONTROL_HEADOFQ;
2173 break;
2174 case MSG_ACA_TASK:
2175 mpt_req->Control |= MPI_SCSIIO_CONTROL_ACAQ;
2176 break;
2177 case MSG_ORDERED_Q_TAG:
2178 mpt_req->Control |= MPI_SCSIIO_CONTROL_ORDEREDQ;
2179 break;
2180 case MSG_SIMPLE_Q_TAG:
2181 default:
2182 mpt_req->Control |= MPI_SCSIIO_CONTROL_SIMPLEQ;
2183 break;
2184 }
2185 } else {
2186 if (mpt->is_fc || mpt->is_sas) {
2187 mpt_req->Control |= MPI_SCSIIO_CONTROL_SIMPLEQ;
2188 } else {
2189 /* XXX No such thing for a target doing packetized. */
2190 mpt_req->Control |= MPI_SCSIIO_CONTROL_UNTAGGED;
2191 }
2192 }
2193
2194 if (mpt->is_spi) {
2195 if (ccb->ccb_h.flags & CAM_DIS_DISCONNECT) {
2196 mpt_req->Control |= MPI_SCSIIO_CONTROL_NO_DISCONNECT;
2197 }
2198 }
2199 mpt_req->Control = htole32(mpt_req->Control);
2200
2201 /* Copy the scsi command block into place */
2202 if ((ccb->ccb_h.flags & CAM_CDB_POINTER) != 0) {
2203 bcopy(csio->cdb_io.cdb_ptr, mpt_req->CDB, csio->cdb_len);
2204 } else {
2205 bcopy(csio->cdb_io.cdb_bytes, mpt_req->CDB, csio->cdb_len);
2206 }
2207
2208 mpt_req->CDBLength = csio->cdb_len;
2209 mpt_req->DataLength = htole32(csio->dxfer_len);
2210 mpt_req->SenseBufferLowAddr = htole32(req->sense_pbuf);
2211
2212 /*
2213 * Do a *short* print here if we're set to MPT_PRT_DEBUG
2214 */
2215 if (mpt->verbose == MPT_PRT_DEBUG) {
2216 U32 df;
2217 mpt_prt(mpt, "mpt_start: %s op 0x%x ",
2218 (mpt_req->Function == MPI_FUNCTION_SCSI_IO_REQUEST)?
2219 "SCSI_IO_REQUEST" : "SCSI_IO_PASSTHRU", mpt_req->CDB[0]);
2220 df = mpt_req->Control & MPI_SCSIIO_CONTROL_DATADIRECTION_MASK;
2221 if (df != MPI_SCSIIO_CONTROL_NODATATRANSFER) {
2222 mpt_prtc(mpt, "(%s %u byte%s ",
2223 (df == MPI_SCSIIO_CONTROL_READ)?
2224 "read" : "write", csio->dxfer_len,
2225 (csio->dxfer_len == 1)? ")" : "s)");
2226 }
2227 mpt_prtc(mpt, "tgt %u lun %u req %p:%u\n", tgt,
2228 ccb->ccb_h.target_lun, req, req->serno);
2229 }
2230
2231 /*
2232 * If we have any data to send with this command map it into bus space.
2233 */
2234 if ((ccbh->flags & CAM_DIR_MASK) != CAM_DIR_NONE) {
2235 if ((ccbh->flags & CAM_SCATTER_VALID) == 0) {
2236 /*
2237 * We've been given a pointer to a single buffer.
2238 */
2239 if ((ccbh->flags & CAM_DATA_PHYS) == 0) {
2240 /*
2241 * Virtual address that needs to translated into
2242 * one or more physical address ranges.
2243 */
2244 int error;
6d259fc1 2245 crit_enter();
2545bca0
MD
2246 error = bus_dmamap_load(mpt->buffer_dmat,
2247 req->dmap, csio->data_ptr, csio->dxfer_len,
2248 cb, req, 0);
6d259fc1 2249 crit_exit();
2545bca0
MD
2250 if (error == EINPROGRESS) {
2251 /*
2252 * So as to maintain ordering,
2253 * freeze the controller queue
2254 * until our mapping is
2255 * returned.
2256 */
2257 xpt_freeze_simq(mpt->sim, 1);
2258 ccbh->status |= CAM_RELEASE_SIMQ;
2259 }
2260 } else {
2261 /*
2262 * We have been given a pointer to single
2263 * physical buffer.
2264 */
2265 struct bus_dma_segment seg;
2266 seg.ds_addr =
2267 (bus_addr_t)(vm_offset_t)csio->data_ptr;
2268 seg.ds_len = csio->dxfer_len;
2269 (*cb)(req, &seg, 1, 0);
2270 }
2271 } else {
2272 /*
2273 * We have been given a list of addresses.
2274 * This case could be easily supported but they are not
2275 * currently generated by the CAM subsystem so there
2276 * is no point in wasting the time right now.
2277 */
2278 struct bus_dma_segment *segs;
2279 if ((ccbh->flags & CAM_SG_LIST_PHYS) == 0) {
2280 (*cb)(req, NULL, 0, EFAULT);
2281 } else {
2282 /* Just use the segments provided */
2283 segs = (struct bus_dma_segment *)csio->data_ptr;
2284 (*cb)(req, segs, csio->sglist_cnt, 0);
2285 }
2286 }
2287 } else {
2288 (*cb)(req, NULL, 0, 0);
2289 }
2290}
2291
2292static int
2293mpt_bus_reset(struct mpt_softc *mpt, target_id_t tgt, lun_id_t lun,
2294 int sleep_ok)
2295{
2296 int error;
2297 uint16_t status;
2298 uint8_t response;
2299
2300 error = mpt_scsi_send_tmf(mpt,
2301 (tgt != CAM_TARGET_WILDCARD || lun != CAM_LUN_WILDCARD) ?
2302 MPI_SCSITASKMGMT_TASKTYPE_TARGET_RESET :
2303 MPI_SCSITASKMGMT_TASKTYPE_RESET_BUS,
2304 mpt->is_fc ? MPI_SCSITASKMGMT_MSGFLAGS_LIP_RESET_OPTION : 0,
2305 0, /* XXX How do I get the channel ID? */
2306 tgt != CAM_TARGET_WILDCARD ? tgt : 0,
2307 lun != CAM_LUN_WILDCARD ? lun : 0,
2308 0, sleep_ok);
2309
2310 if (error != 0) {
2311 /*
2312 * mpt_scsi_send_tmf hard resets on failure, so no
2313 * need to do so here.
2314 */
2315 mpt_prt(mpt,
2316 "mpt_bus_reset: mpt_scsi_send_tmf returned %d\n", error);
2317 return (EIO);
2318 }
2319
2320 /* Wait for bus reset to be processed by the IOC. */
2321 error = mpt_wait_req(mpt, mpt->tmf_req, REQ_STATE_DONE,
2322 REQ_STATE_DONE, sleep_ok, 5000);
2323
2324 status = le16toh(mpt->tmf_req->IOCStatus);
2325 response = mpt->tmf_req->ResponseCode;
2326 mpt->tmf_req->state = REQ_STATE_FREE;
2327
2328 if (error) {
2329 mpt_prt(mpt, "mpt_bus_reset: Reset timed-out. "
2330 "Resetting controller.\n");
2331 mpt_reset(mpt, TRUE);
2332 return (ETIMEDOUT);
2333 }
2334
2335 if ((status & MPI_IOCSTATUS_MASK) != MPI_IOCSTATUS_SUCCESS) {
2336 mpt_prt(mpt, "mpt_bus_reset: TMF IOC Status 0x%x. "
2337 "Resetting controller.\n", status);
2338 mpt_reset(mpt, TRUE);
2339 return (EIO);
2340 }
2341
2342 if (response != MPI_SCSITASKMGMT_RSP_TM_SUCCEEDED &&
2343 response != MPI_SCSITASKMGMT_RSP_TM_COMPLETE) {
2344 mpt_prt(mpt, "mpt_bus_reset: TMF Response 0x%x. "
2345 "Resetting controller.\n", response);
2346 mpt_reset(mpt, TRUE);
2347 return (EIO);
2348 }
2349 return (0);
2350}
2351
2352static int
2353mpt_fc_reset_link(struct mpt_softc *mpt, int dowait)
2354{
2355 int r = 0;
2356 request_t *req;
2357 PTR_MSG_FC_PRIMITIVE_SEND_REQUEST fc;
2358
2359 req = mpt_get_request(mpt, FALSE);
2360 if (req == NULL) {
2361 return (ENOMEM);
2362 }
2363 fc = req->req_vbuf;
2364 memset(fc, 0, sizeof(*fc));
2365 fc->SendFlags = MPI_FC_PRIM_SEND_FLAGS_RESET_LINK;
2366 fc->Function = MPI_FUNCTION_FC_PRIMITIVE_SEND;
2367 fc->MsgContext = htole32(req->index | fc_els_handler_id);
2368 mpt_send_cmd(mpt, req);
2369 if (dowait) {
2370 r = mpt_wait_req(mpt, req, REQ_STATE_DONE,
2371 REQ_STATE_DONE, FALSE, 60 * 1000);
2372 if (r == 0) {
2373 mpt_free_request(mpt, req);
2374 }
2375 }
2376 return (r);
2377}
2378
6d259fc1
SW
2379static void
2380mpt_cam_rescan_callback(struct cam_periph *periph, union ccb *ccb)
2381{
2382 xpt_free_path(ccb->ccb_h.path);
2383 kfree(ccb, M_TEMP);
2384}
2385
2545bca0
MD
2386static int
2387mpt_cam_event(struct mpt_softc *mpt, request_t *req,
2388 MSG_EVENT_NOTIFY_REPLY *msg)
2389{
2390 uint32_t data0, data1;
2391
2392 data0 = le32toh(msg->Data[0]);
2393 data1 = le32toh(msg->Data[1]);
2394 switch(msg->Event & 0xFF) {
2395 case MPI_EVENT_UNIT_ATTENTION:
2396 mpt_prt(mpt, "UNIT ATTENTION: Bus: 0x%02x TargetID: 0x%02x\n",
2397 (data0 >> 8) & 0xff, data0 & 0xff);
2398 break;
2399
2400 case MPI_EVENT_IOC_BUS_RESET:
2401 /* We generated a bus reset */
2402 mpt_prt(mpt, "IOC Generated Bus Reset Port: %d\n",
2403 (data0 >> 8) & 0xff);
2404 xpt_async(AC_BUS_RESET, mpt->path, NULL);
2405 break;
2406
2407 case MPI_EVENT_EXT_BUS_RESET:
2408 /* Someone else generated a bus reset */
2409 mpt_prt(mpt, "External Bus Reset Detected\n");
2410 /*
2411 * These replies don't return EventData like the MPI
2412 * spec says they do
2413 */
2414 xpt_async(AC_BUS_RESET, mpt->path, NULL);
2415 break;
2416
2417 case MPI_EVENT_RESCAN:
2545bca0
MD
2418 {
2419 union ccb *ccb;
2420 uint32_t pathid;
2421 /*
2422 * In general this means a device has been added to the loop.
2423 */
2424 mpt_prt(mpt, "Rescan Port: %d\n", (data0 >> 8) & 0xff);
2425 if (mpt->ready == 0) {
2426 break;
2427 }
2428 if (mpt->phydisk_sim) {
2429 pathid = cam_sim_path(mpt->phydisk_sim);
2430 } else {
2431 pathid = cam_sim_path(mpt->sim);
2432 }
2433 MPTLOCK_2_CAMLOCK(mpt);
2434 /*
2435 * Allocate a CCB, create a wildcard path for this bus,
2436 * and schedule a rescan.
2437 */
6d259fc1 2438 ccb = kmalloc(sizeof(union ccb), M_TEMP, M_WAITOK | M_ZERO);
2545bca0
MD
2439
2440 if (xpt_create_path(&ccb->ccb_h.path, xpt_periph, pathid,
2441 CAM_TARGET_WILDCARD, CAM_LUN_WILDCARD) != CAM_REQ_CMP) {
2442 CAMLOCK_2_MPTLOCK(mpt);
2443 mpt_prt(mpt, "unable to create path for rescan\n");
6d259fc1 2444 kfree(ccb, M_TEMP);
2545bca0
MD
2445 break;
2446 }
6d259fc1
SW
2447
2448 xpt_setup_ccb(&ccb->ccb_h, ccb->ccb_h.path, 5/*priority (low)*/);
2449 ccb->ccb_h.func_code = XPT_SCAN_BUS;
2450 ccb->ccb_h.cbfcnp = mpt_cam_rescan_callback;
2451 ccb->crcn.flags = CAM_FLAG_NONE;
2452 xpt_action(ccb);
2453
2454 /* scan is now in progress */
2455
2545bca0
MD
2456 CAMLOCK_2_MPTLOCK(mpt);
2457 break;
2458 }
2545bca0
MD
2459 case MPI_EVENT_LINK_STATUS_CHANGE:
2460 mpt_prt(mpt, "Port %d: LinkState: %s\n",
2461 (data1 >> 8) & 0xff,
2462 ((data0 & 0xff) == 0)? "Failed" : "Active");
2463 break;
2464
2465 case MPI_EVENT_LOOP_STATE_CHANGE:
2466 switch ((data0 >> 16) & 0xff) {
2467 case 0x01:
2468 mpt_prt(mpt,
2469 "Port 0x%x: FC LinkEvent: LIP(%02x,%02x) "
2470 "(Loop Initialization)\n",
2471 (data1 >> 8) & 0xff,
2472 (data0 >> 8) & 0xff,
2473 (data0 ) & 0xff);
2474 switch ((data0 >> 8) & 0xff) {
2475 case 0xF7:
2476 if ((data0 & 0xff) == 0xF7) {
2477 mpt_prt(mpt, "Device needs AL_PA\n");
2478 } else {
2479 mpt_prt(mpt, "Device %02x doesn't like "
2480 "FC performance\n",
2481 data0 & 0xFF);
2482 }
2483 break;
2484 case 0xF8:
2485 if ((data0 & 0xff) == 0xF7) {
2486 mpt_prt(mpt, "Device had loop failure "
2487 "at its receiver prior to acquiring"
2488 " AL_PA\n");
2489 } else {
2490 mpt_prt(mpt, "Device %02x detected loop"
2491 " failure at its receiver\n",
2492 data0 & 0xFF);
2493 }
2494 break;
2495 default:
2496 mpt_prt(mpt, "Device %02x requests that device "
2497 "%02x reset itself\n",
2498 data0 & 0xFF,
2499 (data0 >> 8) & 0xFF);
2500 break;
2501 }
2502 break;
2503 case 0x02:
2504 mpt_prt(mpt, "Port 0x%x: FC LinkEvent: "
2505 "LPE(%02x,%02x) (Loop Port Enable)\n",
2506 (data1 >> 8) & 0xff, /* Port */
2507 (data0 >> 8) & 0xff, /* Character 3 */
2508 (data0 ) & 0xff /* Character 4 */);
2509 break;
2510 case 0x03:
2511 mpt_prt(mpt, "Port 0x%x: FC LinkEvent: "
2512 "LPB(%02x,%02x) (Loop Port Bypass)\n",
2513 (data1 >> 8) & 0xff, /* Port */
2514 (data0 >> 8) & 0xff, /* Character 3 */
2515 (data0 ) & 0xff /* Character 4 */);
2516 break;
2517 default:
2518 mpt_prt(mpt, "Port 0x%x: FC LinkEvent: Unknown "
2519 "FC event (%02x %02x %02x)\n",
2520 (data1 >> 8) & 0xff, /* Port */
2521 (data0 >> 16) & 0xff, /* Event */
2522 (data0 >> 8) & 0xff, /* Character 3 */
2523 (data0 ) & 0xff /* Character 4 */);
2524 }
2525 break;
2526
2527 case MPI_EVENT_LOGOUT:
2528 mpt_prt(mpt, "FC Logout Port: %d N_PortID: %02x\n",
2529 (data1 >> 8) & 0xff, data0);
2530 break;
2531 case MPI_EVENT_QUEUE_FULL:
2532 {
2533 struct cam_sim *sim;
2534 struct cam_path *tmppath;
2535 struct ccb_relsim crs;
2536 PTR_EVENT_DATA_QUEUE_FULL pqf;
2537 lun_id_t lun_id;
2538
2539 pqf = (PTR_EVENT_DATA_QUEUE_FULL)msg->Data;
2540 pqf->CurrentDepth = le16toh(pqf->CurrentDepth);
2541 mpt_prt(mpt, "QUEUE FULL EVENT: Bus 0x%02x Target 0x%02x Depth "
2542 "%d\n", pqf->Bus, pqf->TargetID, pqf->CurrentDepth);
4c42baf4
SW
2543 if (mpt->phydisk_sim && mpt_is_raid_member(mpt,
2544 pqf->TargetID) != 0) {
2545bca0
MD
2545 sim = mpt->phydisk_sim;
2546 } else {
2547 sim = mpt->sim;
2548 }
2549 MPTLOCK_2_CAMLOCK(mpt);
2550 for (lun_id = 0; lun_id < MPT_MAX_LUNS; lun_id++) {
2551 if (xpt_create_path(&tmppath, NULL, cam_sim_path(sim),
2552 pqf->TargetID, lun_id) != CAM_REQ_CMP) {
2553 mpt_prt(mpt, "unable to create a path to send "
2554 "XPT_REL_SIMQ");
2555 CAMLOCK_2_MPTLOCK(mpt);
2556 break;
2557 }
2558 xpt_setup_ccb(&crs.ccb_h, tmppath, 5);
2559 crs.ccb_h.func_code = XPT_REL_SIMQ;
6d259fc1 2560 crs.ccb_h.flags = CAM_DEV_QFREEZE;
2545bca0
MD
2561 crs.release_flags = RELSIM_ADJUST_OPENINGS;
2562 crs.openings = pqf->CurrentDepth - 1;
2563 xpt_action((union ccb *)&crs);
2564 if (crs.ccb_h.status != CAM_REQ_CMP) {
2565 mpt_prt(mpt, "XPT_REL_SIMQ failed\n");
2566 }
2567 xpt_free_path(tmppath);
2568 }
2569 CAMLOCK_2_MPTLOCK(mpt);
2570 break;
2571 }
6d259fc1
SW
2572 case MPI_EVENT_IR_RESYNC_UPDATE:
2573 mpt_prt(mpt, "IR resync update %d completed\n",
2574 (data0 >> 16) & 0xff);
2575 break;
4c42baf4
SW
2576 case MPI_EVENT_SAS_DEVICE_STATUS_CHANGE:
2577 {
2578 union ccb *ccb;
2579 struct cam_sim *sim;
2580 struct cam_path *tmppath;
2581 PTR_EVENT_DATA_SAS_DEVICE_STATUS_CHANGE psdsc;
2582
2583 psdsc = (PTR_EVENT_DATA_SAS_DEVICE_STATUS_CHANGE)msg->Data;
2584 if (mpt->phydisk_sim && mpt_is_raid_member(mpt,
2585 psdsc->TargetID) != 0)
2586 sim = mpt->phydisk_sim;
2587 else
2588 sim = mpt->sim;
2589 switch(psdsc->ReasonCode) {
2590 case MPI_EVENT_SAS_DEV_STAT_RC_ADDED:
2591 MPTLOCK_2_CAMLOCK(mpt);
2592 ccb = kmalloc(sizeof(union ccb), M_TEMP,
2593 M_WAITOK | M_ZERO);
2594 if (xpt_create_path(&ccb->ccb_h.path, xpt_periph,
2595 cam_sim_path(sim), psdsc->TargetID,
2596 CAM_LUN_WILDCARD) != CAM_REQ_CMP) {
2597 CAMLOCK_2_MPTLOCK(mpt);
2598 mpt_prt(mpt,
2599 "unable to create path for rescan\n");
2600 kfree(ccb, M_TEMP);
2601 break;
2602 }
2603 xpt_setup_ccb(&ccb->ccb_h, ccb->ccb_h.path,
2604 5/*priority (low)*/);
2605 ccb->ccb_h.func_code = XPT_SCAN_BUS;
2606 ccb->ccb_h.cbfcnp = mpt_cam_rescan_callback;
2607 ccb->crcn.flags = CAM_FLAG_NONE;
2608 xpt_action(ccb);
2609 CAMLOCK_2_MPTLOCK(mpt);
2610 break;
2611 case MPI_EVENT_SAS_DEV_STAT_RC_NOT_RESPONDING:
2612 MPTLOCK_2_CAMLOCK(mpt);
2613 if (xpt_create_path(&tmppath, NULL, cam_sim_path(sim),
2614 psdsc->TargetID, CAM_LUN_WILDCARD) !=
2615 CAM_REQ_CMP) {
2616 mpt_prt(mpt,
2617 "unable to create path for async event");
2618 CAMLOCK_2_MPTLOCK(mpt);
2619 break;
2620 }
2621 xpt_async(AC_LOST_DEVICE, tmppath, NULL);
2622 xpt_free_path(tmppath);
2623 CAMLOCK_2_MPTLOCK(mpt);
2624 break;
2625 case MPI_EVENT_SAS_DEV_STAT_RC_CMPL_INTERNAL_DEV_RESET:
2626 case MPI_EVENT_SAS_DEV_STAT_RC_CMPL_TASK_ABORT_INTERNAL:
2627 case MPI_EVENT_SAS_DEV_STAT_RC_INTERNAL_DEVICE_RESET:
2628 break;
2629 default:
2630 mpt_lprt(mpt, MPT_PRT_WARN,
2631 "SAS device status change: Bus: 0x%02x TargetID: "
2632 "0x%02x ReasonCode: 0x%02x\n", psdsc->Bus,
2633 psdsc->TargetID, psdsc->ReasonCode);
2634 break;
2635 }
2636 break;
2637 }
2638 case MPI_EVENT_SAS_DISCOVERY_ERROR:
2639 {
2640 PTR_EVENT_DATA_DISCOVERY_ERROR pde;
2641
2642 pde = (PTR_EVENT_DATA_DISCOVERY_ERROR)msg->Data;
2643 pde->DiscoveryStatus = le32toh(pde->DiscoveryStatus);
2644 mpt_lprt(mpt, MPT_PRT_WARN,
2645 "SAS discovery error: Port: 0x%02x Status: 0x%08x\n",
2646 pde->Port, pde->DiscoveryStatus);
2647 break;
2648 }
2545bca0
MD
2649 case MPI_EVENT_EVENT_CHANGE:
2650 case MPI_EVENT_INTEGRATED_RAID:
4c42baf4
SW
2651 case MPI_EVENT_IR2:
2652 case MPI_EVENT_LOG_ENTRY_ADDED:
2653 case MPI_EVENT_SAS_DISCOVERY:
2654 case MPI_EVENT_SAS_PHY_LINK_STATUS:
2545bca0
MD
2655 case MPI_EVENT_SAS_SES:
2656 break;
2657 default:
2658 mpt_lprt(mpt, MPT_PRT_WARN, "mpt_cam_event: 0x%x\n",
6d259fc1 2659 msg->Event & 0xFF);
2545bca0
MD
2660 return (0);
2661 }
2662 return (1);
2663}
2664
2665/*
2666 * Reply path for all SCSI I/O requests, called from our
2667 * interrupt handler by extracting our handler index from
2668 * the MsgContext field of the reply from the IOC.
2669 *
2670 * This routine is optimized for the common case of a
2671 * completion without error. All exception handling is
2672 * offloaded to non-inlined helper routines to minimize
2673 * cache footprint.
2674 */
2675static int
2676mpt_scsi_reply_handler(struct mpt_softc *mpt, request_t *req,
2677 uint32_t reply_desc, MSG_DEFAULT_REPLY *reply_frame)
2678{
2679 MSG_SCSI_IO_REQUEST *scsi_req;
2680 union ccb *ccb;
2681
2682 if (req->state == REQ_STATE_FREE) {
2683 mpt_prt(mpt, "mpt_scsi_reply_handler: req already free\n");
2684 return (TRUE);
2685 }
2686
2687 scsi_req = (MSG_SCSI_IO_REQUEST *)req->req_vbuf;
2688 ccb = req->ccb;
2689 if (ccb == NULL) {
2690 mpt_prt(mpt, "mpt_scsi_reply_handler: req %p:%u with no ccb\n",
2691 req, req->serno);
2692 return (TRUE);
2693 }
2694
2695 mpt_req_untimeout(req, mpt_timeout, ccb);
2696 ccb->ccb_h.status &= ~CAM_SIM_QUEUED;
2697
2698 if ((ccb->ccb_h.flags & CAM_DIR_MASK) != CAM_DIR_NONE) {
2699 bus_dmasync_op_t op;
2700
2701 if ((ccb->ccb_h.flags & CAM_DIR_MASK) == CAM_DIR_IN)
2702 op = BUS_DMASYNC_POSTREAD;
2703 else
2704 op = BUS_DMASYNC_POSTWRITE;
2705 bus_dmamap_sync(mpt->buffer_dmat, req->dmap, op);
2706 bus_dmamap_unload(mpt->buffer_dmat, req->dmap);
2707 }
2708
2709 if (reply_frame == NULL) {
2710 /*
2711 * Context only reply, completion without error status.
2712 */
2713 ccb->csio.resid = 0;
2714 mpt_set_ccb_status(ccb, CAM_REQ_CMP);
2715 ccb->csio.scsi_status = SCSI_STATUS_OK;
2716 } else {
2717 mpt_scsi_reply_frame_handler(mpt, req, reply_frame);
2718 }
2719
2720 if (mpt->outofbeer) {
2721 ccb->ccb_h.status |= CAM_RELEASE_SIMQ;
2722 mpt->outofbeer = 0;
2723 mpt_lprt(mpt, MPT_PRT_DEBUG, "THAWQ\n");
2724 }
2725 if (scsi_req->CDB[0] == INQUIRY && (scsi_req->CDB[1] & SI_EVPD) == 0) {
2726 struct scsi_inquiry_data *iq =
2727 (struct scsi_inquiry_data *)ccb->csio.data_ptr;
2728 if (scsi_req->Function ==
2729 MPI_FUNCTION_RAID_SCSI_IO_PASSTHROUGH) {
2730 /*
2731 * Fake out the device type so that only the
2732 * pass-thru device will attach.
2733 */
2734 iq->device &= ~0x1F;
2735 iq->device |= T_NODEVICE;
2736 }
2737 }
2738 if (mpt->verbose == MPT_PRT_DEBUG) {
2739 mpt_prt(mpt, "mpt_scsi_reply_handler: %p:%u complete\n",
2740 req, req->serno);
2741 }
4c42baf4 2742 KASSERT(ccb->ccb_h.status, ("zero ccb sts at %d", __LINE__));
2545bca0
MD
2743 MPTLOCK_2_CAMLOCK(mpt);
2744 xpt_done(ccb);
2745 CAMLOCK_2_MPTLOCK(mpt);
2746 if ((req->state & REQ_STATE_TIMEDOUT) == 0) {
2747 TAILQ_REMOVE(&mpt->request_pending_list, req, links);
2748 } else {
2749 mpt_prt(mpt, "completing timedout/aborted req %p:%u\n",
2750 req, req->serno);
2751 TAILQ_REMOVE(&mpt->request_timeout_list, req, links);
2752 }
2753 KASSERT((req->state & REQ_STATE_NEED_WAKEUP) == 0,
2754 ("CCB req needed wakeup"));
2755#ifdef INVARIANTS
2756 mpt_req_not_spcl(mpt, req, "mpt_scsi_reply_handler", __LINE__);
2757#endif
2758 mpt_free_request(mpt, req);
2759 return (TRUE);
2760}
2761
2762static int
2763mpt_scsi_tmf_reply_handler(struct mpt_softc *mpt, request_t *req,
2764 uint32_t reply_desc, MSG_DEFAULT_REPLY *reply_frame)
2765{
2766 MSG_SCSI_TASK_MGMT_REPLY *tmf_reply;
2767
2768 KASSERT(req == mpt->tmf_req, ("TMF Reply not using mpt->tmf_req"));
2769#ifdef INVARIANTS
2770 mpt_req_not_spcl(mpt, req, "mpt_scsi_tmf_reply_handler", __LINE__);
2771#endif
2772 tmf_reply = (MSG_SCSI_TASK_MGMT_REPLY *)reply_frame;
2773 /* Record IOC Status and Response Code of TMF for any waiters. */
2774 req->IOCStatus = le16toh(tmf_reply->IOCStatus);
2775 req->ResponseCode = tmf_reply->ResponseCode;
2776
2777 mpt_lprt(mpt, MPT_PRT_DEBUG, "TMF complete: req %p:%u status 0x%x\n",
2778 req, req->serno, le16toh(tmf_reply->IOCStatus));
2779 TAILQ_REMOVE(&mpt->request_pending_list, req, links);
2780 if ((req->state & REQ_STATE_NEED_WAKEUP) != 0) {
2781 req->state |= REQ_STATE_DONE;
2782 wakeup(req);
2783 } else {
2784 mpt->tmf_req->state = REQ_STATE_FREE;
2785 }
2786 return (TRUE);
2787}
2788
2789/*
2790 * XXX: Move to definitions file
2791 */
2792#define ELS 0x22
2793#define FC4LS 0x32
2794#define ABTS 0x81
2795#define BA_ACC 0x84
2796
2797#define LS_RJT 0x01
2798#define LS_ACC 0x02
2799#define PLOGI 0x03
2800#define LOGO 0x05
2801#define SRR 0x14
2802#define PRLI 0x20
2803#define PRLO 0x21
2804#define ADISC 0x52
2805#define RSCN 0x61
2806
2807static void
2808mpt_fc_els_send_response(struct mpt_softc *mpt, request_t *req,
2809 PTR_MSG_LINK_SERVICE_BUFFER_POST_REPLY rp, U8 length)
2810{
2811 uint32_t fl;
2812 MSG_LINK_SERVICE_RSP_REQUEST tmp;
2813 PTR_MSG_LINK_SERVICE_RSP_REQUEST rsp;
2814
2815 /*
2816 * We are going to reuse the ELS request to send this response back.
2817 */
2818 rsp = &tmp;
2819 memset(rsp, 0, sizeof(*rsp));
2820
2821#ifdef USE_IMMEDIATE_LINK_DATA
2822 /*
2823 * Apparently the IMMEDIATE stuff doesn't seem to work.
2824 */
2825 rsp->RspFlags = LINK_SERVICE_RSP_FLAGS_IMMEDIATE;
2826#endif
2827 rsp->RspLength = length;
2828 rsp->Function = MPI_FUNCTION_FC_LINK_SRVC_RSP;
2829 rsp->MsgContext = htole32(req->index | fc_els_handler_id);
2830
2831 /*
2832 * Copy over information from the original reply frame to
2833 * it's correct place in the response.
2834 */
2835 memcpy((U8 *)rsp + 0x0c, (U8 *)rp + 0x1c, 24);
2836
2837 /*
2838 * And now copy back the temporary area to the original frame.
2839 */
2840 memcpy(req->req_vbuf, rsp, sizeof (MSG_LINK_SERVICE_RSP_REQUEST));
2841 rsp = req->req_vbuf;
2842
2843#ifdef USE_IMMEDIATE_LINK_DATA
2844 memcpy((U8 *)&rsp->SGL, &((U8 *)req->req_vbuf)[MPT_RQSL(mpt)], length);
2845#else
2846{
2847 PTR_SGE_SIMPLE32 se = (PTR_SGE_SIMPLE32) &rsp->SGL;
2848 bus_addr_t paddr = req->req_pbuf;
2849 paddr += MPT_RQSL(mpt);
2850
2851 fl =
2852 MPI_SGE_FLAGS_HOST_TO_IOC |
2853 MPI_SGE_FLAGS_SIMPLE_ELEMENT |
2854 MPI_SGE_FLAGS_LAST_ELEMENT |
2855 MPI_SGE_FLAGS_END_OF_LIST |
2856 MPI_SGE_FLAGS_END_OF_BUFFER;
2857 fl <<= MPI_SGE_FLAGS_SHIFT;
2858 fl |= (length);
2859 se->FlagsLength = htole32(fl);
2860 se->Address = htole32((uint32_t) paddr);
2861}
2862#endif
2863
2864 /*
2865 * Send it on...
2866 */
2867 mpt_send_cmd(mpt, req);
2868}
2869
2870static int
2871mpt_fc_els_reply_handler(struct mpt_softc *mpt, request_t *req,
2872 uint32_t reply_desc, MSG_DEFAULT_REPLY *reply_frame)
2873{
2874 PTR_MSG_LINK_SERVICE_BUFFER_POST_REPLY rp =
2875 (PTR_MSG_LINK_SERVICE_BUFFER_POST_REPLY) reply_frame;
2876 U8 rctl;
2877 U8 type;
2878 U8 cmd;
2879 U16 status = le16toh(reply_frame->IOCStatus);
2880 U32 *elsbuf;
2881 int ioindex;
2882 int do_refresh = TRUE;
2883
2884#ifdef INVARIANTS
2885 KASSERT(mpt_req_on_free_list(mpt, req) == 0,
2886 ("fc_els_reply_handler: req %p:%u for function %x on freelist!",
2887 req, req->serno, rp->Function));
2888 if (rp->Function != MPI_FUNCTION_FC_PRIMITIVE_SEND) {
2889 mpt_req_spcl(mpt, req, "fc_els_reply_handler", __LINE__);
2890 } else {
2891 mpt_req_not_spcl(mpt, req, "fc_els_reply_handler", __LINE__);
2892 }
2893#endif
2894 mpt_lprt(mpt, MPT_PRT_DEBUG,
2895 "FC_ELS Complete: req %p:%u, reply %p function %x\n",
2896 req, req->serno, reply_frame, reply_frame->Function);
2897
2898 if (status != MPI_IOCSTATUS_SUCCESS) {
2899 mpt_prt(mpt, "ELS REPLY STATUS 0x%x for Function %x\n",
2900 status, reply_frame->Function);
2901 if (status == MPI_IOCSTATUS_INVALID_STATE) {
2902 /*
2903 * XXX: to get around shutdown issue
2904 */
2905 mpt->disabled = 1;
2906 return (TRUE);
2907 }
2908 return (TRUE);
2909 }
2910
2911 /*
2912 * If the function of a link service response, we recycle the
2913 * response to be a refresh for a new link service request.
2914 *
2915 * The request pointer is bogus in this case and we have to fetch
2916 * it based upon the TransactionContext.
2917 */
2918 if (rp->Function == MPI_FUNCTION_FC_LINK_SRVC_RSP) {
2919 /* Freddie Uncle Charlie Katie */
2920 /* We don't get the IOINDEX as part of the Link Svc Rsp */
2921 for (ioindex = 0; ioindex < mpt->els_cmds_allocated; ioindex++)
2922 if (mpt->els_cmd_ptrs[ioindex] == req) {
2923 break;
2924 }
2925
2926 KASSERT(ioindex < mpt->els_cmds_allocated,
2927 ("can't find my mommie!"));
2928
2929 /* remove from active list as we're going to re-post it */
2930 TAILQ_REMOVE(&mpt->request_pending_list, req, links);
2931 req->state &= ~REQ_STATE_QUEUED;
2932 req->state |= REQ_STATE_DONE;
2933 mpt_fc_post_els(mpt, req, ioindex);
2934 return (TRUE);
2935 }
2936
2937 if (rp->Function == MPI_FUNCTION_FC_PRIMITIVE_SEND) {
2938 /* remove from active list as we're done */
2939 TAILQ_REMOVE(&mpt->request_pending_list, req, links);
2940 req->state &= ~REQ_STATE_QUEUED;
2941 req->state |= REQ_STATE_DONE;
2942 if (req->state & REQ_STATE_TIMEDOUT) {
2943 mpt_lprt(mpt, MPT_PRT_DEBUG,
2944 "Sync Primitive Send Completed After Timeout\n");
2945 mpt_free_request(mpt, req);
2946 } else if ((req->state & REQ_STATE_NEED_WAKEUP) == 0) {
2947 mpt_lprt(mpt, MPT_PRT_DEBUG,
2948 "Async Primitive Send Complete\n");
2949 mpt_free_request(mpt, req);
2950 } else {
2951 mpt_lprt(mpt, MPT_PRT_DEBUG,
2952 "Sync Primitive Send Complete- Waking Waiter\n");
2953 wakeup(req);
2954 }
2955 return (TRUE);
2956 }
2957
2958 if (rp->Function != MPI_FUNCTION_FC_LINK_SRVC_BUF_POST) {
2959 mpt_prt(mpt, "unexpected ELS_REPLY: Function 0x%x Flags %x "
2960 "Length %d Message Flags %x\n", rp->Function, rp->Flags,
2961 rp->MsgLength, rp->MsgFlags);
2962 return (TRUE);
2963 }
2964
2965 if (rp->MsgLength <= 5) {
2966 /*
2967 * This is just a ack of an original ELS buffer post
2968 */
2969 mpt_lprt(mpt, MPT_PRT_DEBUG,
2970 "RECV'd ACK of FC_ELS buf post %p:%u\n", req, req->serno);
2971 return (TRUE);
2972 }
2973
2974
2975 rctl = (le32toh(rp->Rctl_Did) & MPI_FC_RCTL_MASK) >> MPI_FC_RCTL_SHIFT;
2976 type = (le32toh(rp->Type_Fctl) & MPI_FC_TYPE_MASK) >> MPI_FC_TYPE_SHIFT;
2977
2978 elsbuf = &((U32 *)req->req_vbuf)[MPT_RQSL(mpt)/sizeof (U32)];
2979 cmd = be32toh(elsbuf[0]) >> 24;
2980
2981 if (rp->Flags & MPI_LS_BUF_POST_REPLY_FLAG_NO_RSP_NEEDED) {
2982 mpt_lprt(mpt, MPT_PRT_ALWAYS, "ELS_REPLY: response unneeded\n");
2983 return (TRUE);
2984 }
2985
2986 ioindex = le32toh(rp->TransactionContext);
2987 req = mpt->els_cmd_ptrs[ioindex];
2988
2989 if (rctl == ELS && type == 1) {
2990 switch (cmd) {
2991 case PRLI:
2992 /*
2993 * Send back a PRLI ACC
2994 */
2995 mpt_prt(mpt, "PRLI from 0x%08x%08x\n",
2996 le32toh(rp->Wwn.PortNameHigh),
2997 le32toh(rp->Wwn.PortNameLow));
2998 elsbuf[0] = htobe32(0x02100014);
2999 elsbuf[1] |= htobe32(0x00000100);
3000 elsbuf[4] = htobe32(0x00000002);
3001 if (mpt->role & MPT_ROLE_TARGET)
3002 elsbuf[4] |= htobe32(0x00000010);
3003 if (mpt->role & MPT_ROLE_INITIATOR)
3004 elsbuf[4] |= htobe32(0x00000020);
3005 /* remove from active list as we're done */
3006 TAILQ_REMOVE(&mpt->request_pending_list, req, links);
3007 req->state &= ~REQ_STATE_QUEUED;
3008 req->state |= REQ_STATE_DONE;
3009 mpt_fc_els_send_response(mpt, req, rp, 20);
3010 do_refresh = FALSE;
3011 break;
3012 case PRLO:
3013 memset(elsbuf, 0, 5 * (sizeof (U32)));
3014 elsbuf[0] = htobe32(0x02100014);
3015 elsbuf[1] = htobe32(0x08000100);
3016 mpt_prt(mpt, "PRLO from 0x%08x%08x\n",
3017 le32toh(rp->Wwn.PortNameHigh),
3018 le32toh(rp->Wwn.PortNameLow));
3019 /* remove from active list as we're done */
3020 TAILQ_REMOVE(&mpt->request_pending_list, req, links);
3021 req->state &= ~REQ_STATE_QUEUED;
3022 req->state |= REQ_STATE_DONE;
3023 mpt_fc_els_send_response(mpt, req, rp, 20);
3024 do_refresh = FALSE;
3025 break;
3026 default:
3027 mpt_prt(mpt, "ELS TYPE 1 COMMAND: %x\n", cmd);
3028 break;
3029 }
3030 } else if (rctl == ABTS && type == 0) {
3031 uint16_t rx_id = le16toh(rp->Rxid);
3032 uint16_t ox_id = le16toh(rp->Oxid);
3033 request_t *tgt_req = NULL;
3034
3035 mpt_prt(mpt,
3036 "ELS: ABTS OX_ID 0x%x RX_ID 0x%x from 0x%08x%08x\n",
3037 ox_id, rx_id, le32toh(rp->Wwn.PortNameHigh),
3038 le32toh(rp->Wwn.PortNameLow));
3039 if (rx_id >= mpt->mpt_max_tgtcmds) {
3040 mpt_prt(mpt, "Bad RX_ID 0x%x\n", rx_id);
3041 } else if (mpt->tgt_cmd_ptrs == NULL) {
3042 mpt_prt(mpt, "No TGT CMD PTRS\n");
3043 } else {
3044 tgt_req = mpt->tgt_cmd_ptrs[rx_id];
3045 }
3046 if (tgt_req) {
3047 mpt_tgt_state_t *tgt = MPT_TGT_STATE(mpt, tgt_req);
6d259fc1 3048 union ccb *ccb;
2545bca0
MD
3049 uint32_t ct_id;
3050
3051 /*
3052 * Check to make sure we have the correct command
3053 * The reply descriptor in the target state should
3054 * should contain an IoIndex that should match the
3055 * RX_ID.
3056 *
3057 * It'd be nice to have OX_ID to crosscheck with
3058 * as well.
3059 */
3060 ct_id = GET_IO_INDEX(tgt->reply_desc);
3061
3062 if (ct_id != rx_id) {
3063 mpt_lprt(mpt, MPT_PRT_ERROR, "ABORT Mismatch: "
3064 "RX_ID received=0x%x; RX_ID in cmd=0x%x\n",
3065 rx_id, ct_id);
3066 goto skip;
3067 }
3068
3069 ccb = tgt->ccb;
3070 if (ccb) {
3071 mpt_prt(mpt,
3072 "CCB (%p): lun %u flags %x status %x\n",
3073 ccb, ccb->ccb_h.target_lun,
3074 ccb->ccb_h.flags, ccb->ccb_h.status);
3075 }
3076 mpt_prt(mpt, "target state 0x%x resid %u xfrd %u rpwrd "
3077 "%x nxfers %x\n", tgt->state,
3078 tgt->resid, tgt->bytes_xfered, tgt->reply_desc,
3079 tgt->nxfers);
3080 skip:
3081 if (mpt_abort_target_cmd(mpt, tgt_req)) {
3082 mpt_prt(mpt, "unable to start TargetAbort\n");
3083 }
3084 } else {
3085 mpt_prt(mpt, "no back pointer for RX_ID 0x%x\n", rx_id);
3086 }
3087 memset(elsbuf, 0, 5 * (sizeof (U32)));
3088 elsbuf[0] = htobe32(0);
3089 elsbuf[1] = htobe32((ox_id << 16) | rx_id);
3090 elsbuf[2] = htobe32(0x000ffff);
3091 /*
6d259fc1 3092 * Dork with the reply frame so that the response to it
2545bca0
MD
3093 * will be correct.
3094 */
3095 rp->Rctl_Did += ((BA_ACC - ABTS) << MPI_FC_RCTL_SHIFT);
3096 /* remove from active list as we're done */
3097 TAILQ_REMOVE(&mpt->request_pending_list, req, links);
3098 req->state &= ~REQ_STATE_QUEUED;
3099 req->state |= REQ_STATE_DONE;
3100 mpt_fc_els_send_response(mpt, req, rp, 12);
3101 do_refresh = FALSE;
3102 } else {
3103 mpt_prt(mpt, "ELS: RCTL %x TYPE %x CMD %x\n", rctl, type, cmd);
3104 }
3105 if (do_refresh == TRUE) {
3106 /* remove from active list as we're done */
3107 TAILQ_REMOVE(&mpt->request_pending_list, req, links);
3108 req->state &= ~REQ_STATE_QUEUED;
3109 req->state |= REQ_STATE_DONE;
3110 mpt_fc_post_els(mpt, req, ioindex);
3111 }
3112 return (TRUE);
3113}
3114
3115/*
3116 * Clean up all SCSI Initiator personality state in response
3117 * to a controller reset.
3118 */
3119static void
3120mpt_cam_ioc_reset(struct mpt_softc *mpt, int type)
3121{
4c42baf4 3122
2545bca0
MD
3123 /*
3124 * The pending list is already run down by
3125 * the generic handler. Perform the same
3126 * operation on the timed out request list.
3127 */
3128 mpt_complete_request_chain(mpt, &mpt->request_timeout_list,
3129 MPI_IOCSTATUS_INVALID_STATE);
3130
3131 /*
3132 * XXX: We need to repost ELS and Target Command Buffers?
3133 */
3134
3135 /*
3136 * Inform the XPT that a bus reset has occurred.
3137 */
3138 xpt_async(AC_BUS_RESET, mpt->path, NULL);
3139}
3140
3141/*
3142 * Parse additional completion information in the reply
3143 * frame for SCSI I/O requests.
3144 */
3145static int
3146mpt_scsi_reply_frame_handler(struct mpt_softc *mpt, request_t *req,
3147 MSG_DEFAULT_REPLY *reply_frame)
3148{
3149 union ccb *ccb;
3150 MSG_SCSI_IO_REPLY *scsi_io_reply;
3151 u_int ioc_status;
3152 u_int sstate;
3153
3154 MPT_DUMP_REPLY_FRAME(mpt, reply_frame);
3155 KASSERT(reply_frame->Function == MPI_FUNCTION_SCSI_IO_REQUEST
3156 || reply_frame->Function == MPI_FUNCTION_RAID_SCSI_IO_PASSTHROUGH,
3157 ("MPT SCSI I/O Handler called with incorrect reply type"));
3158 KASSERT((reply_frame->MsgFlags & MPI_MSGFLAGS_CONTINUATION_REPLY) == 0,
3159 ("MPT SCSI I/O Handler called with continuation reply"));
3160
3161 scsi_io_reply = (MSG_SCSI_IO_REPLY *)reply_frame;
3162 ioc_status = le16toh(scsi_io_reply->IOCStatus);
3163 ioc_status &= MPI_IOCSTATUS_MASK;
3164 sstate = scsi_io_reply->SCSIState;
3165
3166 ccb = req->ccb;
3167 ccb->csio.resid =
3168 ccb->csio.dxfer_len - le32toh(scsi_io_reply->TransferCount);
3169
3170 if ((sstate & MPI_SCSI_STATE_AUTOSENSE_VALID) != 0
3171 && (ccb->ccb_h.flags & (CAM_SENSE_PHYS | CAM_SENSE_PTR)) == 0) {
4c42baf4
SW
3172 uint32_t sense_returned;
3173
2545bca0 3174 ccb->ccb_h.status |= CAM_AUTOSNS_VALID;
4c42baf4
SW
3175
3176 sense_returned = le32toh(scsi_io_reply->SenseCount);
3177 if (sense_returned < ccb->csio.sense_len)
3178 ccb->csio.sense_resid = ccb->csio.sense_len -
3179 sense_returned;
3180 else
3181 ccb->csio.sense_resid = 0;
3182
3183 bzero(&ccb->csio.sense_data, sizeof(&ccb->csio.sense_data));
2545bca0 3184 bcopy(req->sense_vbuf, &ccb->csio.sense_data,
4c42baf4 3185 min(ccb->csio.sense_len, sense_returned));
2545bca0
MD
3186 }
3187
3188 if ((sstate & MPI_SCSI_STATE_QUEUE_TAG_REJECTED) != 0) {
3189 /*
3190 * Tag messages rejected, but non-tagged retry
3191 * was successful.
3192XXXX
3193 mpt_set_tags(mpt, devinfo, MPT_QUEUE_NONE);
3194 */
3195 }
3196
3197 switch(ioc_status) {
3198 case MPI_IOCSTATUS_SCSI_RESIDUAL_MISMATCH:
3199 /*
3200 * XXX
3201 * Linux driver indicates that a zero
3202 * transfer length with this error code
3203 * indicates a CRC error.
3204 *
3205 * No need to swap the bytes for checking
3206 * against zero.
3207 */
3208 if (scsi_io_reply->TransferCount == 0) {
3209 mpt_set_ccb_status(ccb, CAM_UNCOR_PARITY);
3210 break;
3211 }
3212 /* FALLTHROUGH */
3213 case MPI_IOCSTATUS_SCSI_DATA_UNDERRUN:
3214 case MPI_IOCSTATUS_SUCCESS:
3215 case MPI_IOCSTATUS_SCSI_RECOVERED_ERROR:
3216 if ((sstate & MPI_SCSI_STATE_NO_SCSI_STATUS) != 0) {
3217 /*
3218 * Status was never returned for this transaction.
3219 */
3220 mpt_set_ccb_status(ccb, CAM_UNEXP_BUSFREE);
3221 } else if (scsi_io_reply->SCSIStatus != SCSI_STATUS_OK) {
3222 ccb->csio.scsi_status = scsi_io_reply->SCSIStatus;
3223 mpt_set_ccb_status(ccb, CAM_SCSI_STATUS_ERROR);
3224 if ((sstate & MPI_SCSI_STATE_AUTOSENSE_FAILED) != 0)
3225 mpt_set_ccb_status(ccb, CAM_AUTOSENSE_FAIL);
3226 } else if ((sstate & MPI_SCSI_STATE_RESPONSE_INFO_VALID) != 0) {
3227
6d259fc1 3228 /* XXX Handle SPI-Packet and FCP-2 response info. */
2545bca0
MD
3229 mpt_set_ccb_status(ccb, CAM_REQ_CMP_ERR);
3230 } else
3231 mpt_set_ccb_status(ccb, CAM_REQ_CMP);
3232 break;
3233 case MPI_IOCSTATUS_SCSI_DATA_OVERRUN:
3234 mpt_set_ccb_status(ccb, CAM_DATA_RUN_ERR);
3235 break;
3236 case MPI_IOCSTATUS_SCSI_IO_DATA_ERROR:
3237 mpt_set_ccb_status(ccb, CAM_UNCOR_PARITY);
3238 break;
3239 case MPI_IOCSTATUS_SCSI_DEVICE_NOT_THERE:
3240 /*
3241 * Since selection timeouts and "device really not
3242 * there" are grouped into this error code, report
3243 * selection timeout. Selection timeouts are
3244 * typically retried before giving up on the device
3245 * whereas "device not there" errors are considered
3246 * unretryable.
3247 */
3248 mpt_set_ccb_status(ccb, CAM_SEL_TIMEOUT);
3249 break;
3250 case MPI_IOCSTATUS_SCSI_PROTOCOL_ERROR:
3251 mpt_set_ccb_status(ccb, CAM_SEQUENCE_FAIL);
3252 break;
3253 case MPI_IOCSTATUS_SCSI_INVALID_BUS:
3254 mpt_set_ccb_status(ccb, CAM_PATH_INVALID);
3255 break;
3256 case MPI_IOCSTATUS_SCSI_INVALID_TARGETID:
3257 mpt_set_ccb_status(ccb, CAM_TID_INVALID);
3258 break;
3259 case MPI_IOCSTATUS_SCSI_TASK_MGMT_FAILED:
3260 ccb->ccb_h.status = CAM_UA_TERMIO;
3261 break;
3262 case MPI_IOCSTATUS_INVALID_STATE:
3263 /*
3264 * The IOC has been reset. Emulate a bus reset.
3265 */
3266 /* FALLTHROUGH */
3267 case MPI_IOCSTATUS_SCSI_EXT_TERMINATED:
3268 ccb->ccb_h.status = CAM_SCSI_BUS_RESET;
3269 break;
3270 case MPI_IOCSTATUS_SCSI_TASK_TERMINATED:
3271 case MPI_IOCSTATUS_SCSI_IOC_TERMINATED:
3272 /*
3273 * Don't clobber any timeout status that has
3274 * already been set for this transaction. We
3275 * want the SCSI layer to be able to differentiate
3276 * between the command we aborted due to timeout
3277 * and any innocent bystanders.
3278 */
3279 if ((ccb->ccb_h.status & CAM_STATUS_MASK) != CAM_REQ_INPROG)
3280 break;
3281 mpt_set_ccb_status(ccb, CAM_REQ_TERMIO);
3282 break;
3283
3284 case MPI_IOCSTATUS_INSUFFICIENT_RESOURCES:
3285 mpt_set_ccb_status(ccb, CAM_RESRC_UNAVAIL);
3286 break;
3287 case MPI_IOCSTATUS_BUSY:
3288 mpt_set_ccb_status(ccb, CAM_BUSY);
3289 break;
3290 case MPI_IOCSTATUS_INVALID_FUNCTION:
3291 case MPI_IOCSTATUS_INVALID_SGL:
3292 case MPI_IOCSTATUS_INTERNAL_ERROR:
3293 case MPI_IOCSTATUS_INVALID_FIELD:
3294 default:
3295 /* XXX
3296 * Some of the above may need to kick
3297 * of a recovery action!!!!
3298 */
3299 ccb->ccb_h.status = CAM_UNREC_HBA_ERROR;
3300 break;
3301 }
3302
3303 if ((ccb->ccb_h.status & CAM_STATUS_MASK) != CAM_REQ_CMP) {
3304 mpt_freeze_ccb(ccb);
3305 }
3306
3307 return (TRUE);
3308}
3309
3310static void
3311mpt_action(struct cam_sim *sim, union ccb *ccb)
3312{
3313 struct mpt_softc *mpt;
3314 struct ccb_trans_settings *cts;
3315 target_id_t tgt;
3316 lun_id_t lun;
3317 int raid_passthru;
3318
3319 CAM_DEBUG(ccb->ccb_h.path, CAM_DEBUG_TRACE, ("mpt_action\n"));
3320
3321 mpt = (struct mpt_softc *)cam_sim_softc(sim);
3322 raid_passthru = (sim == mpt->phydisk_sim);
3323 MPT_LOCK_ASSERT(mpt);
3324
3325 tgt = ccb->ccb_h.target_id;
3326 lun = ccb->ccb_h.target_lun;
3327 if (raid_passthru &&
3328 ccb->ccb_h.func_code != XPT_PATH_INQ &&
3329 ccb->ccb_h.func_code != XPT_RESET_BUS &&
3330 ccb->ccb_h.func_code != XPT_RESET_DEV) {
3331 CAMLOCK_2_MPTLOCK(mpt);
3332 if (mpt_map_physdisk(mpt, ccb, &tgt) != 0) {
3333 MPTLOCK_2_CAMLOCK(mpt);
3334 ccb->ccb_h.status &= ~CAM_SIM_QUEUED;
3335 mpt_set_ccb_status(ccb, CAM_DEV_NOT_THERE);
3336 xpt_done(ccb);
3337 return;
3338 }
3339 MPTLOCK_2_CAMLOCK(mpt);
3340 }
3341 ccb->ccb_h.ccb_mpt_ptr = mpt;
3342
3343 switch (ccb->ccb_h.func_code) {
3344 case XPT_SCSI_IO: /* Execute the requested I/O operation */
3345 /*
3346 * Do a couple of preliminary checks...
3347 */
3348 if ((ccb->ccb_h.flags & CAM_CDB_POINTER) != 0) {
3349 if ((ccb->ccb_h.flags & CAM_CDB_PHYS) != 0) {
3350 ccb->ccb_h.status &= ~CAM_SIM_QUEUED;
3351 mpt_set_ccb_status(ccb, CAM_REQ_INVALID);
3352 break;
3353 }
3354 }
3355 /* Max supported CDB length is 16 bytes */
3356 /* XXX Unless we implement the new 32byte message type */
3357 if (ccb->csio.cdb_len >
3358 sizeof (((PTR_MSG_SCSI_IO_REQUEST)0)->CDB)) {
3359 ccb->ccb_h.status &= ~CAM_SIM_QUEUED;
3360 mpt_set_ccb_status(ccb, CAM_REQ_INVALID);
3361 break;
3362 }
3363#ifdef MPT_TEST_MULTIPATH
3364 if (mpt->failure_id == ccb->ccb_h.target_id) {
3365 ccb->ccb_h.status &= ~CAM_SIM_QUEUED;
3366 mpt_set_ccb_status(ccb, CAM_SEL_TIMEOUT);
3367 break;
3368 }
3369#endif
3370 ccb->csio.scsi_status = SCSI_STATUS_OK;
3371 mpt_start(sim, ccb);
3372 return;
3373
3374 case XPT_RESET_BUS:
3375 if (raid_passthru) {
3376 ccb->ccb_h.status &= ~CAM_SIM_QUEUED;
3377 mpt_set_ccb_status(ccb, CAM_REQ_CMP);
3378 break;
3379 }
3380 case XPT_RESET_DEV:
3381 if (ccb->ccb_h.func_code == XPT_RESET_BUS) {
3382 if (bootverbose) {
3383 xpt_print(ccb->ccb_h.path, "reset bus\n");
3384 }
3385 } else {
3386 xpt_print(ccb->ccb_h.path, "reset device\n");
3387 }
3388 CAMLOCK_2_MPTLOCK(mpt);
3389 (void) mpt_bus_reset(mpt, tgt, lun, FALSE);
3390 MPTLOCK_2_CAMLOCK(mpt);
3391
3392 /*
3393 * mpt_bus_reset is always successful in that it
3394 * will fall back to a hard reset should a bus
3395 * reset attempt fail.
3396 */
3397 ccb->ccb_h.status &= ~CAM_SIM_QUEUED;
3398 mpt_set_ccb_status(ccb, CAM_REQ_CMP);
3399 break;
3400
3401 case XPT_ABORT:
3402 {
3403 union ccb *accb = ccb->cab.abort_ccb;
3404 CAMLOCK_2_MPTLOCK(mpt);
3405 switch (accb->ccb_h.func_code) {
3406 case XPT_ACCEPT_TARGET_IO:
3407 case XPT_IMMED_NOTIFY:
3408 ccb->ccb_h.status = mpt_abort_target_ccb(mpt, ccb);
3409 break;
3410 case XPT_CONT_TARGET_IO:
3411 mpt_prt(mpt, "cannot abort active CTIOs yet\n");
3412 ccb->ccb_h.status = CAM_UA_ABORT;
3413 break;
3414 case XPT_SCSI_IO:
3415 ccb->ccb_h.status = CAM_UA_ABORT;
3416 break;
3417 default:
3418 ccb->ccb_h.status = CAM_REQ_INVALID;
3419 break;
3420 }
3421 MPTLOCK_2_CAMLOCK(mpt);
3422 break;
3423 }
3424
3425#ifdef CAM_NEW_TRAN_CODE
3426#define IS_CURRENT_SETTINGS(c) ((c)->type == CTS_TYPE_CURRENT_SETTINGS)
3427#else
3428#define IS_CURRENT_SETTINGS(c) ((c)->flags & CCB_TRANS_CURRENT_SETTINGS)
3429#endif
3430#define DP_DISC_ENABLE 0x1
3431#define DP_DISC_DISABL 0x2
3432#define DP_DISC (DP_DISC_ENABLE|DP_DISC_DISABL)
3433
3434#define DP_TQING_ENABLE 0x4
3435#define DP_TQING_DISABL 0x8
3436#define DP_TQING (DP_TQING_ENABLE|DP_TQING_DISABL)
3437
3438#define DP_WIDE 0x10
3439#define DP_NARROW 0x20
3440#define DP_WIDTH (DP_WIDE|DP_NARROW)
3441
3442#define DP_SYNC 0x40
3443
3444 case XPT_SET_TRAN_SETTINGS: /* Nexus Settings */
3445 {
3446#ifdef CAM_NEW_TRAN_CODE
3447 struct ccb_trans_settings_scsi *scsi;
3448 struct ccb_trans_settings_spi *spi;
3449#endif
3450 uint8_t dval;
3451 u_int period;
3452 u_int offset;
3453 int i, j;
3454
3455 cts = &ccb->cts;
3456
3457 if (mpt->is_fc || mpt->is_sas) {
3458 mpt_set_ccb_status(ccb, CAM_REQ_CMP);
3459 break;
3460 }
3461
3462#ifdef CAM_NEW_TRAN_CODE
3463 scsi = &cts->proto_specific.scsi;
3464 spi = &cts->xport_specific.spi;
3465
3466 /*
3467 * We can be called just to valid transport and proto versions
3468 */
3469 if (scsi->valid == 0 && spi->valid == 0) {
3470 mpt_set_ccb_status(ccb, CAM_REQ_CMP);
3471 break;
3472 }
3473#endif
3474
3475 /*
3476 * Skip attempting settings on RAID volume disks.
3477 * Other devices on the bus get the normal treatment.
3478 */
3479 if (mpt->phydisk_sim && raid_passthru == 0 &&
3480 mpt_is_raid_volume(mpt, tgt) != 0) {
3481 mpt_lprt(mpt, MPT_PRT_NEGOTIATION,
3482 "no transfer settings for RAID vols\n");
3483 mpt_set_ccb_status(ccb, CAM_REQ_CMP);
3484 break;
3485 }
3486
3487 i = mpt->mpt_port_page2.PortSettings &
3488 MPI_SCSIPORTPAGE2_PORT_MASK_NEGO_MASTER_SETTINGS;
3489 j = mpt->mpt_port_page2.PortFlags &
3490 MPI_SCSIPORTPAGE2_PORT_FLAGS_DV_MASK;
3491 if (i == MPI_SCSIPORTPAGE2_PORT_ALL_MASTER_SETTINGS &&
3492 j == MPI_SCSIPORTPAGE2_PORT_FLAGS_OFF_DV) {
3493 mpt_lprt(mpt, MPT_PRT_ALWAYS,
3494 "honoring BIOS transfer negotiations\n");
3495 mpt_set_ccb_status(ccb, CAM_REQ_CMP);
3496 break;
3497 }
3498
3499 dval = 0;
3500 period = 0;
3501 offset = 0;
3502
3503#ifndef CAM_NEW_TRAN_CODE
3504 if ((cts->valid & CCB_TRANS_DISC_VALID) != 0) {
3505 dval |= (cts->flags & CCB_TRANS_DISC_ENB) ?
3506 DP_DISC_ENABLE : DP_DISC_DISABL;
3507 }
3508
3509 if ((cts->valid & CCB_TRANS_TQ_VALID) != 0) {
3510 dval |= (cts->flags & CCB_TRANS_TAG_ENB) ?
3511 DP_TQING_ENABLE : DP_TQING_DISABL;
3512 }
3513
3514 if ((cts->valid & CCB_TRANS_BUS_WIDTH_VALID) != 0) {
3515 dval |= cts->bus_width ? DP_WIDE : DP_NARROW;
3516 }
3517
3518 if ((cts->valid & CCB_TRANS_SYNC_RATE_VALID) &&
3519 (cts->valid & CCB_TRANS_SYNC_OFFSET_VALID)) {
3520 dval |= DP_SYNC;
3521 period = cts->sync_period;
3522 offset = cts->sync_offset;
3523 }
3524#else
3525 if ((spi->valid & CTS_SPI_VALID_DISC) != 0) {
3526 dval |= ((spi->flags & CTS_SPI_FLAGS_DISC_ENB) != 0) ?
3527 DP_DISC_ENABLE : DP_DISC_DISABL;
3528 }
3529
3530 if ((scsi->valid & CTS_SCSI_VALID_TQ) != 0) {
3531 dval |= ((scsi->flags & CTS_SCSI_FLAGS_TAG_ENB) != 0) ?
3532 DP_TQING_ENABLE : DP_TQING_DISABL;
3533 }
3534
3535 if ((spi->valid & CTS_SPI_VALID_BUS_WIDTH) != 0) {
3536 dval |= (spi->bus_width == MSG_EXT_WDTR_BUS_16_BIT) ?
3537 DP_WIDE : DP_NARROW;
3538 }
3539
3540 if (spi->valid & CTS_SPI_VALID_SYNC_OFFSET) {
3541 dval |= DP_SYNC;
3542 offset = spi->sync_offset;
3543 } else {
3544 PTR_CONFIG_PAGE_SCSI_DEVICE_1 ptr =
3545 &mpt->mpt_dev_page1[tgt];
3546 offset = ptr->RequestedParameters;
3547 offset &= MPI_SCSIDEVPAGE1_RP_MAX_SYNC_OFFSET_MASK;
3548 offset >>= MPI_SCSIDEVPAGE1_RP_SHIFT_MAX_SYNC_OFFSET;
3549 }
3550 if (spi->valid & CTS_SPI_VALID_SYNC_RATE) {
3551 dval |= DP_SYNC;
3552 period = spi->sync_period;
3553 } else {
3554 PTR_CONFIG_PAGE_SCSI_DEVICE_1 ptr =
3555 &mpt->mpt_dev_page1[tgt];
3556 period = ptr->RequestedParameters;
3557 period &= MPI_SCSIDEVPAGE1_RP_MIN_SYNC_PERIOD_MASK;
3558 period >>= MPI_SCSIDEVPAGE1_RP_SHIFT_MIN_SYNC_PERIOD;
3559 }
3560#endif
3561 CAMLOCK_2_MPTLOCK(mpt);
3562 if (dval & DP_DISC_ENABLE) {
3563 mpt->mpt_disc_enable |= (1 << tgt);
3564 } else if (dval & DP_DISC_DISABL) {
3565 mpt->mpt_disc_enable &= ~(1 << tgt);
3566 }
3567 if (dval & DP_TQING_ENABLE) {
3568 mpt->mpt_tag_enable |= (1 << tgt);
3569 } else if (dval & DP_TQING_DISABL) {
3570 mpt->mpt_tag_enable &= ~(1 << tgt);
3571 }
3572 if (dval & DP_WIDTH) {
3573 mpt_setwidth(mpt, tgt, 1);
3574 }
3575 if (dval & DP_SYNC) {
3576 mpt_setsync(mpt, tgt, period, offset);
3577 }
3578 if (dval == 0) {
3579 MPTLOCK_2_CAMLOCK(mpt);
3580 mpt_set_ccb_status(ccb, CAM_REQ_CMP);
3581 break;
3582 }
3583 mpt_lprt(mpt, MPT_PRT_NEGOTIATION,
3584 "set [%d]: 0x%x period 0x%x offset %d\n",
3585 tgt, dval, period, offset);
3586 if (mpt_update_spi_config(mpt, tgt)) {
3587 mpt_set_ccb_status(ccb, CAM_REQ_CMP_ERR);
3588 } else {
3589 mpt_set_ccb_status(ccb, CAM_REQ_CMP);
3590 }
3591 MPTLOCK_2_CAMLOCK(mpt);
3592 break;
3593 }
3594 case XPT_GET_TRAN_SETTINGS:
3595 {
3596#ifdef CAM_NEW_TRAN_CODE
3597 struct ccb_trans_settings_scsi *scsi;
3598 cts = &ccb->cts;
3599 cts->protocol = PROTO_SCSI;
3600 if (mpt->is_fc) {
3601 struct ccb_trans_settings_fc *fc =
3602 &cts->xport_specific.fc;
3603 cts->protocol_version = SCSI_REV_SPC;
3604 cts->transport = XPORT_FC;
3605 cts->transport_version = 0;
3606 fc->valid = CTS_FC_VALID_SPEED;
3607 fc->bitrate = 100000;
3608 } else if (mpt->is_sas) {
3609 struct ccb_trans_settings_sas *sas =
3610 &cts->xport_specific.sas;
3611 cts->protocol_version = SCSI_REV_SPC2;
3612 cts->transport = XPORT_SAS;
3613 cts->transport_version = 0;
3614 sas->valid = CTS_SAS_VALID_SPEED;
3615 sas->bitrate = 300000;
3616 } else {
3617 cts->protocol_version = SCSI_REV_2;
3618 cts->transport = XPORT_SPI;
3619 cts->transport_version = 2;
3620 if (mpt_get_spi_settings(mpt, cts) != 0) {
3621 mpt_set_ccb_status(ccb, CAM_REQ_CMP_ERR);
3622 break;
3623 }
3624 }
3625 scsi = &cts->proto_specific.scsi;
3626 scsi->valid = CTS_SCSI_VALID_TQ;
3627 scsi->flags = CTS_SCSI_FLAGS_TAG_ENB;
3628#else
3629 cts = &ccb->cts;
3630 if (mpt->is_fc) {
3631 cts->flags = CCB_TRANS_TAG_ENB | CCB_TRANS_DISC_ENB;
3632 cts->valid = CCB_TRANS_DISC_VALID | CCB_TRANS_TQ_VALID;
3633 cts->bus_width = MSG_EXT_WDTR_BUS_8_BIT;
3634 } else if (mpt->is_sas) {
3635 cts->flags = CCB_TRANS_TAG_ENB | CCB_TRANS_DISC_ENB;
3636 cts->valid = CCB_TRANS_DISC_VALID | CCB_TRANS_TQ_VALID;
3637 cts->bus_width = MSG_EXT_WDTR_BUS_8_BIT;
3638 } else if (mpt_get_spi_settings(mpt, cts) != 0) {
3639 mpt_set_ccb_status(ccb, CAM_REQ_CMP_ERR);
3640 break;
3641 }
3642#endif
3643 mpt_set_ccb_status(ccb, CAM_REQ_CMP);
3644 break;
3645 }
3646 case XPT_CALC_GEOMETRY:
3647 {
3648 struct ccb_calc_geometry *ccg;
3649
3650 ccg = &ccb->ccg;
3651 if (ccg->block_size == 0) {
3652 ccb->ccb_h.status &= ~CAM_SIM_QUEUED;
3653 mpt_set_ccb_status(ccb, CAM_REQ_INVALID);
3654 break;
3655 }
3656 mpt_calc_geometry(ccg, /*extended*/1);
4c42baf4 3657 KASSERT(ccb->ccb_h.status, ("zero ccb sts at %d", __LINE__));
2545bca0
MD
3658 break;
3659 }
3660 case XPT_PATH_INQ: /* Path routing inquiry */
3661 {
3662 struct ccb_pathinq *cpi = &ccb->cpi;
3663
3664 cpi->version_num = 1;
3665 cpi->target_sprt = 0;
3666 cpi->hba_eng_cnt = 0;
3667 cpi->max_target = mpt->port_facts[0].MaxDevices - 1;
6d259fc1
SW
3668#if 0 /* XXX swildner */
3669 cpi->maxio = (mpt->max_cam_seg_cnt - 1) * PAGE_SIZE;
3670#endif
2545bca0
MD
3671 /*
3672 * FC cards report MAX_DEVICES of 512, but
3673 * the MSG_SCSI_IO_REQUEST target id field
3674 * is only 8 bits. Until we fix the driver
3675 * to support 'channels' for bus overflow,
3676 * just limit it.
3677 */
3678 if (cpi->max_target > 255) {
3679 cpi->max_target = 255;
3680 }
3681
3682 /*
3683 * VMware ESX reports > 16 devices and then dies when we probe.
3684 */
3685 if (mpt->is_spi && cpi->max_target > 15) {
3686 cpi->max_target = 15;
3687 }
3688 if (mpt->is_spi)
3689 cpi->max_lun = 7;
3690 else
3691 cpi->max_lun = MPT_MAX_LUNS;
3692 cpi->initiator_id = mpt->mpt_ini_id;
3693 cpi->bus_id = cam_sim_bus(sim);
3694
3695 /*
3696 * The base speed is the speed of the underlying connection.
3697 */
3698#ifdef CAM_NEW_TRAN_CODE
3699 cpi->protocol = PROTO_SCSI;
3700 if (mpt->is_fc) {
3701 cpi->hba_misc = PIM_NOBUSRESET;
3702 cpi->base_transfer_speed = 100000;
3703 cpi->hba_inquiry = PI_TAG_ABLE;
3704 cpi->transport = XPORT_FC;
3705 cpi->transport_version = 0;
3706 cpi->protocol_version = SCSI_REV_SPC;
3707 } else if (mpt->is_sas) {
3708 cpi->hba_misc = PIM_NOBUSRESET;
3709 cpi->base_transfer_speed = 300000;
3710 cpi->hba_inquiry = PI_TAG_ABLE;
3711 cpi->transport = XPORT_SAS;
3712 cpi->transport_version = 0;
3713 cpi->protocol_version = SCSI_REV_SPC2;
3714 } else {
3715 cpi->hba_misc = PIM_SEQSCAN;
3716 cpi->base_transfer_speed = 3300;
3717 cpi->hba_inquiry = PI_SDTR_ABLE|PI_TAG_ABLE|PI_WIDE_16;
3718 cpi->transport = XPORT_SPI;
3719 cpi->transport_version = 2;
3720 cpi->protocol_version = SCSI_REV_2;
3721 }
3722#else
3723 if (mpt->is_fc) {
3724 cpi->hba_misc = PIM_NOBUSRESET;
3725 cpi->base_transfer_speed = 100000;
3726 cpi->hba_inquiry = PI_TAG_ABLE;
3727 } else if (mpt->is_sas) {
3728 cpi->hba_misc = PIM_NOBUSRESET;
3729 cpi->base_transfer_speed = 300000;
3730 cpi->hba_inquiry = PI_TAG_ABLE;
3731 } else {
3732 cpi->hba_misc = PIM_SEQSCAN;
3733 cpi->base_transfer_speed = 3300;
3734 cpi->hba_inquiry = PI_SDTR_ABLE|PI_TAG_ABLE|PI_WIDE_16;
3735 }
3736#endif
3737
3738 /*
3739 * We give our fake RAID passhtru bus a width that is MaxVolumes
3740 * wide and restrict it to one lun.
3741 */
3742 if (raid_passthru) {
3743 cpi->max_target = mpt->ioc_page2->MaxPhysDisks - 1;
3744 cpi->initiator_id = cpi->max_target + 1;
3745 cpi->max_lun = 0;
3746 }
3747
3748 if ((mpt->role & MPT_ROLE_INITIATOR) == 0) {
3749 cpi->hba_misc |= PIM_NOINITIATOR;
3750 }
3751 if (mpt->is_fc && (mpt->role & MPT_ROLE_TARGET)) {
3752 cpi->target_sprt =
3753 PIT_PROCESSOR | PIT_DISCONNECT | PIT_TERM_IO;
3754 } else {
3755 cpi->target_sprt = 0;
3756 }
3757 strncpy(cpi->sim_vid, "FreeBSD", SIM_IDLEN);
3758 strncpy(cpi->hba_vid, "LSI", HBA_IDLEN);
3759 strncpy(cpi->dev_name, cam_sim_name(sim), DEV_IDLEN);
3760 cpi->unit_number = cam_sim_unit(sim);
3761 cpi->ccb_h.status = CAM_REQ_CMP;
3762 break;
3763 }
3764 case XPT_EN_LUN: /* Enable LUN as a target */
3765 {
3766 int result;
3767
3768 CAMLOCK_2_MPTLOCK(mpt);
3769 if (ccb->cel.enable)
3770 result = mpt_enable_lun(mpt,
3771 ccb->ccb_h.target_id, ccb->ccb_h.target_lun);
3772 else
3773 result = mpt_disable_lun(mpt,
3774 ccb->ccb_h.target_id, ccb->ccb_h.target_lun);
3775 MPTLOCK_2_CAMLOCK(mpt);
3776 if (result == 0) {
3777 mpt_set_ccb_status(ccb, CAM_REQ_CMP);
3778 } else {
3779 mpt_set_ccb_status(ccb, CAM_REQ_CMP_ERR);
3780 }
3781 break;
3782 }
3783 case XPT_NOTIFY_ACK: /* recycle notify ack */
3784 case XPT_IMMED_NOTIFY: /* Add Immediate Notify Resource */
3785 case XPT_ACCEPT_TARGET_IO: /* Add Accept Target IO Resource */
3786 {
3787 tgt_resource_t *trtp;
3788 lun_id_t lun = ccb->ccb_h.target_lun;
3789 ccb->ccb_h.sim_priv.entries[0].field = 0;
3790 ccb->ccb_h.sim_priv.entries[1].ptr = mpt;
3791 ccb->ccb_h.flags = 0;
3792
3793 if (lun == CAM_LUN_WILDCARD) {
3794 if (ccb->ccb_h.target_id != CAM_TARGET_WILDCARD) {
3795 mpt_set_ccb_status(ccb, CAM_REQ_INVALID);
3796 break;
3797 }
3798 trtp = &mpt->trt_wildcard;
3799 } else if (lun >= MPT_MAX_LUNS) {
3800 mpt_set_ccb_status(ccb, CAM_REQ_INVALID);
3801 break;
3802 } else {
3803 trtp = &mpt->trt[lun];
3804 }
3805 CAMLOCK_2_MPTLOCK(mpt);
3806 if (ccb->ccb_h.func_code == XPT_ACCEPT_TARGET_IO) {
3807 mpt_lprt(mpt, MPT_PRT_DEBUG1,
3808 "Put FREE ATIO %p lun %d\n", ccb, lun);
3809 STAILQ_INSERT_TAIL(&trtp->atios, &ccb->ccb_h,
3810 sim_links.stqe);
3811 } else if (ccb->ccb_h.func_code == XPT_IMMED_NOTIFY) {
3812 mpt_lprt(mpt, MPT_PRT_DEBUG1,
3813 "Put FREE INOT lun %d\n", lun);
3814 STAILQ_INSERT_TAIL(&trtp->inots, &ccb->ccb_h,
3815 sim_links.stqe);
3816 } else {
3817 mpt_lprt(mpt, MPT_PRT_ALWAYS, "Got Notify ACK\n");
3818 }
3819 mpt_set_ccb_status(ccb, CAM_REQ_INPROG);
3820 MPTLOCK_2_CAMLOCK(mpt);
3821 return;
3822 }
3823 case XPT_CONT_TARGET_IO:
3824 CAMLOCK_2_MPTLOCK(mpt);
3825 mpt_target_start_io(mpt, ccb);
3826 MPTLOCK_2_CAMLOCK(mpt);
3827 return;
3828
3829 default:
3830 ccb->ccb_h.status = CAM_REQ_INVALID;
3831 break;
3832 }
3833 xpt_done(ccb);
3834}
3835
3836static int
3837mpt_get_spi_settings(struct mpt_softc *mpt, struct ccb_trans_settings *cts)
3838{
3839#ifdef CAM_NEW_TRAN_CODE
3840 struct ccb_trans_settings_scsi *scsi = &cts->proto_specific.scsi;
3841 struct ccb_trans_settings_spi *spi = &cts->xport_specific.spi;
3842#endif
3843 target_id_t tgt;
3844 uint32_t dval, pval, oval;
3845 int rv;
3846
3847 if (IS_CURRENT_SETTINGS(cts) == 0) {
3848 tgt = cts->ccb_h.target_id;
3849 } else if (xpt_path_sim(cts->ccb_h.path) == mpt->phydisk_sim) {
3850 if (mpt_map_physdisk(mpt, (union ccb *)cts, &tgt)) {
3851 return (-1);
3852 }
3853 } else {
3854 tgt = cts->ccb_h.target_id;
3855 }
3856
3857 /*
3858 * We aren't looking at Port Page 2 BIOS settings here-
3859 * sometimes these have been known to be bogus XXX.
3860 *
3861 * For user settings, we pick the max from port page 0
3862 *
3863 * For current settings we read the current settings out from
3864 * device page 0 for that target.
3865 */
3866 if (IS_CURRENT_SETTINGS(cts)) {
3867 CONFIG_PAGE_SCSI_DEVICE_0 tmp;
3868 dval = 0;
3869
3870 CAMLOCK_2_MPTLOCK(mpt);
3871 tmp = mpt->mpt_dev_page0[tgt];
3872 rv = mpt_read_cur_cfg_page(mpt, tgt, &tmp.Header,
3873 sizeof(tmp), FALSE, 5000);
3874 if (rv) {
3875 MPTLOCK_2_CAMLOCK(mpt);
3876 mpt_prt(mpt, "can't get tgt %d config page 0\n", tgt);
3877 return (rv);
3878 }
3879 mpt2host_config_page_scsi_device_0(&tmp);
3880
3881 MPTLOCK_2_CAMLOCK(mpt);
3882 mpt_lprt(mpt, MPT_PRT_DEBUG,
6d259fc1
SW
3883 "mpt_get_spi_settings[%d]: current NP %x Info %x\n", tgt,
3884 tmp.NegotiatedParameters, tmp.Information);
2545bca0
MD
3885 dval |= (tmp.NegotiatedParameters & MPI_SCSIDEVPAGE0_NP_WIDE) ?
3886 DP_WIDE : DP_NARROW;
3887 dval |= (mpt->mpt_disc_enable & (1 << tgt)) ?
3888 DP_DISC_ENABLE : DP_DISC_DISABL;
3889 dval |= (mpt->mpt_tag_enable & (1 << tgt)) ?
3890 DP_TQING_ENABLE : DP_TQING_DISABL;
3891 oval = tmp.NegotiatedParameters;
3892 oval &= MPI_SCSIDEVPAGE0_NP_NEG_SYNC_OFFSET_MASK;
3893 oval >>= MPI_SCSIDEVPAGE0_NP_SHIFT_SYNC_OFFSET;
3894 pval = tmp.NegotiatedParameters;
3895 pval &= MPI_SCSIDEVPAGE0_NP_NEG_SYNC_PERIOD_MASK;
3896 pval >>= MPI_SCSIDEVPAGE0_NP_SHIFT_SYNC_PERIOD;
3897 mpt->mpt_dev_page0[tgt] = tmp;
3898 } else {
3899 dval = DP_WIDE|DP_DISC_ENABLE|DP_TQING_ENABLE|DP_SYNC;
3900 oval = mpt->mpt_port_page0.Capabilities;
3901 oval = MPI_SCSIPORTPAGE0_CAP_GET_MAX_SYNC_OFFSET(oval);
3902 pval = mpt->mpt_port_page0.Capabilities;
3903 pval = MPI_SCSIPORTPAGE0_CAP_GET_MIN_SYNC_PERIOD(pval);
3904 }
3905
3906#ifndef CAM_NEW_TRAN_CODE
3907 cts->flags &= ~(CCB_TRANS_DISC_ENB|CCB_TRANS_TAG_ENB);
3908 cts->valid = 0;
3909 cts->sync_period = pval;
3910 cts->sync_offset = oval;
3911 cts->valid |= CCB_TRANS_SYNC_RATE_VALID;
3912 cts->valid |= CCB_TRANS_SYNC_OFFSET_VALID;
3913 cts->valid |= CCB_TRANS_BUS_WIDTH_VALID;
3914 if (dval & DP_WIDE) {
3915 cts->bus_width = MSG_EXT_WDTR_BUS_16_BIT;
3916 } else {
3917 cts->bus_width = MSG_EXT_WDTR_BUS_8_BIT;
3918 }
3919 if (cts->ccb_h.target_lun != CAM_LUN_WILDCARD) {
3920 cts->valid |= CCB_TRANS_DISC_VALID | CCB_TRANS_TQ_VALID;
3921 if (dval & DP_DISC_ENABLE) {
3922 cts->flags |= CCB_TRANS_DISC_ENB;
3923 }
3924 if (dval & DP_TQING_ENABLE) {
3925 cts->flags |= CCB_TRANS_TAG_ENB;
3926 }
3927 }
3928#else
3929 spi->valid = 0;
3930 scsi->valid = 0;
3931 spi->flags = 0;
3932 scsi->flags = 0;
3933 spi->sync_offset = oval;
3934 spi->sync_period = pval;
3935 spi->valid |= CTS_SPI_VALID_SYNC_OFFSET;
3936 spi->valid |= CTS_SPI_VALID_SYNC_RATE;
3937 spi->valid |= CTS_SPI_VALID_BUS_WIDTH;
3938 if (dval & DP_WIDE) {
3939 spi->bus_width = MSG_EXT_WDTR_BUS_16_BIT;
3940 } else {
3941 spi->bus_width = MSG_EXT_WDTR_BUS_8_BIT;
3942 }
3943 if (cts->ccb_h.target_lun != CAM_LUN_WILDCARD) {
3944 scsi->valid = CTS_SCSI_VALID_TQ;
3945 if (dval & DP_TQING_ENABLE) {
3946 scsi->flags |= CTS_SCSI_FLAGS_TAG_ENB;
3947 }
3948 spi->valid |= CTS_SPI_VALID_DISC;
3949 if (dval & DP_DISC_ENABLE) {
3950 spi->flags |= CTS_SPI_FLAGS_DISC_ENB;
3951 }
3952 }
3953#endif
3954 mpt_lprt(mpt, MPT_PRT_NEGOTIATION,
3955 "mpt_get_spi_settings[%d]: %s flags 0x%x per 0x%x off=%d\n", tgt,
3956 IS_CURRENT_SETTINGS(cts)? "ACTIVE" : "NVRAM ", dval, pval, oval);
3957 return (0);
3958}
3959
3960static void
3961mpt_setwidth(struct mpt_softc *mpt, int tgt, int onoff)
3962{
3963 PTR_CONFIG_PAGE_SCSI_DEVICE_1 ptr;
3964
3965 ptr = &mpt->mpt_dev_page1[tgt];
3966 if (onoff) {
3967 ptr->RequestedParameters |= MPI_SCSIDEVPAGE1_RP_WIDE;
3968 } else {
3969 ptr->RequestedParameters &= ~MPI_SCSIDEVPAGE1_RP_WIDE;
3970 }
3971}
3972
3973static void
3974mpt_setsync(struct mpt_softc *mpt, int tgt, int period, int offset)
3975{
3976 PTR_CONFIG_PAGE_SCSI_DEVICE_1 ptr;
3977
3978 ptr = &mpt->mpt_dev_page1[tgt];
3979 ptr->RequestedParameters &= ~MPI_SCSIDEVPAGE1_RP_MIN_SYNC_PERIOD_MASK;
3980 ptr->RequestedParameters &= ~MPI_SCSIDEVPAGE1_RP_MAX_SYNC_OFFSET_MASK;
3981 ptr->RequestedParameters &= ~MPI_SCSIDEVPAGE1_RP_DT;
3982 ptr->RequestedParameters &= ~MPI_SCSIDEVPAGE1_RP_QAS;
3983 ptr->RequestedParameters &= ~MPI_SCSIDEVPAGE1_RP_IU;
3984 if (period == 0) {
3985 return;
3986 }
3987 ptr->RequestedParameters |=
3988 period << MPI_SCSIDEVPAGE1_RP_SHIFT_MIN_SYNC_PERIOD;
3989 ptr->RequestedParameters |=
3990 offset << MPI_SCSIDEVPAGE1_RP_SHIFT_MAX_SYNC_OFFSET;
3991 if (period < 0xa) {
3992 ptr->RequestedParameters |= MPI_SCSIDEVPAGE1_RP_DT;
3993 }
3994 if (period < 0x9) {
3995 ptr->RequestedParameters |= MPI_SCSIDEVPAGE1_RP_QAS;
3996 ptr->RequestedParameters |= MPI_SCSIDEVPAGE1_RP_IU;
3997 }
3998}
3999
4000static int
4001mpt_update_spi_config(struct mpt_softc *mpt, int tgt)
4002{
4003 CONFIG_PAGE_SCSI_DEVICE_1 tmp;
4004 int rv;
4005
4006 mpt_lprt(mpt, MPT_PRT_NEGOTIATION,
4007 "mpt_update_spi_config[%d].page1: Requested Params 0x%08x\n",
6d259fc1 4008 tgt, mpt->mpt_dev_page1[tgt].RequestedParameters);
2545bca0
MD
4009 tmp = mpt->mpt_dev_page1[tgt];
4010 host2mpt_config_page_scsi_device_1(&tmp);
4011 rv = mpt_write_cur_cfg_page(mpt, tgt,
4012 &tmp.Header, sizeof(tmp), FALSE, 5000);
4013 if (rv) {
4014 mpt_prt(mpt, "mpt_update_spi_config: write cur page failed\n");
4015 return (-1);
4016 }
4017 return (0);
4018}
4019
4020static void
4021mpt_calc_geometry(struct ccb_calc_geometry *ccg, int extended)
4022{
2545bca0 4023 cam_calc_geometry(ccg, extended);
2545bca0
MD
4024 uint32_t size_mb;
4025 uint32_t secs_per_cylinder;
4026
4027 if (ccg->block_size == 0) {
4028 ccg->ccb_h.status = CAM_REQ_INVALID;
4029 return;
4030 }
4031 size_mb = ccg->volume_size / ((1024L * 1024L) / ccg->block_size);
4032 if (size_mb > 1024 && extended) {
4033 ccg->heads = 255;
4034 ccg->secs_per_track = 63;
4035 } else {
4036 ccg->heads = 64;
4037 ccg->secs_per_track = 32;
4038 }
4039 secs_per_cylinder = ccg->heads * ccg->secs_per_track;
4040 ccg->cylinders = ccg->volume_size / secs_per_cylinder;
4041 ccg->ccb_h.status = CAM_REQ_CMP;
2545bca0
MD
4042}
4043
4044/****************************** Timeout Recovery ******************************/
4045static int
4046mpt_spawn_recovery_thread(struct mpt_softc *mpt)
4047{
4048 int error;
4049
4050 error = mpt_kthread_create(mpt_recovery_thread, mpt,
4051 &mpt->recovery_thread, /*flags*/0,
4052 /*altstack*/0, "mpt_recovery%d", mpt->unit);
4053 return (error);
4054}
4055
4056static void
4057mpt_terminate_recovery_thread(struct mpt_softc *mpt)
4058{