Some cleanup after addition of TRIM support.
[dragonfly.git] / sys / dev / sound / pci / gnu / emu10k1-alsa.h
CommitLineData
558a398b
SS
1#ifndef __SOUND_EMU10K1_H
2#define __SOUND_EMU10K1_H
3
4/*-
5 * Copyright (c) by Jaroslav Kysela <perex@suse.cz>,
6 * Creative Labs, Inc.
7 * Definitions for EMU10K1 (SB Live!) chips
8 *
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License as published by
12 * the Free Software Foundation; either version 2 of the License, or
13 * (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
23 *
24 */
25
26/* $FreeBSD: src/sys/gnu/dev/sound/pci/emu10k1-alsa.h,v 1.2 2005/01/06 18:26:37 imp Exp $ */
cad195a6 27/* $DragonFly: src/sys/dev/sound/pci/gnu/emu10k1-alsa.h,v 1.2 2007/06/16 20:07:20 dillon Exp $ */
558a398b 28
99dd49c5
SW
29#include <sys/ioccom.h>
30
558a398b
SS
31#ifdef __KERNEL__
32
33#include <sound/pcm.h>
34#include <sound/rawmidi.h>
35#include <sound/hwdep.h>
36#include <sound/ac97_codec.h>
37#include <sound/util_mem.h>
38#include <linux/interrupt.h>
39#include <asm/io.h>
40
41#ifndef PCI_VENDOR_ID_CREATIVE
42#define PCI_VENDOR_ID_CREATIVE 0x1102
43#endif
44#ifndef PCI_DEVICE_ID_CREATIVE_EMU10K1
45#define PCI_DEVICE_ID_CREATIVE_EMU10K1 0x0002
46#endif
47
48/* ------------------- DEFINES -------------------- */
49
50#define EMUPAGESIZE 4096
51#define MAXREQVOICES 8
52#define MAXPAGES 8192
53#define RESERVED 0
54#define NUM_MIDI 16
55#define NUM_G 64 /* use all channels */
56#define NUM_FXSENDS 4
57
58#define EMU10K1_DMA_MASK 0x7fffffffUL /* 31bit */
59#define AUDIGY_DMA_MASK 0xffffffffUL /* 32bit */
60
61#define TMEMSIZE 256*1024
62#define TMEMSIZEREG 4
63
64#define IP_TO_CP(ip) ((ip == 0) ? 0 : (((0x00001000uL | (ip & 0x00000FFFL)) << (((ip >> 12) & 0x000FL) + 4)) & 0xFFFF0000uL))
65
66// Audigy specify registers are prefixed with 'A_'
67
68/************************************************************************************************/
69/* PCI function 0 registers, address = <val> + PCIBASE0 */
70/************************************************************************************************/
71
72#define PTR 0x00 /* Indexed register set pointer register */
73 /* NOTE: The CHANNELNUM and ADDRESS words can */
74 /* be modified independently of each other. */
75#define PTR_CHANNELNUM_MASK 0x0000003f /* For each per-channel register, indicates the */
76 /* channel number of the register to be */
77 /* accessed. For non per-channel registers the */
78 /* value should be set to zero. */
79#define PTR_ADDRESS_MASK 0x07ff0000 /* Register index */
80#define A_PTR_ADDRESS_MASK 0x0fff0000
81
82#define DATA 0x04 /* Indexed register set data register */
83
84#define IPR 0x08 /* Global interrupt pending register */
85 /* Clear pending interrupts by writing a 1 to */
86 /* the relevant bits and zero to the other bits */
87
88/* The next two interrupts are for the midi port on the Audigy Drive (A_MPU1) */
89#define IPR_A_MIDITRANSBUFEMPTY2 0x10000000 /* MIDI UART transmit buffer empty */
90#define IPR_A_MIDIRECVBUFEMPTY2 0x08000000 /* MIDI UART receive buffer empty */
91
92#define IPR_SAMPLERATETRACKER 0x01000000 /* Sample rate tracker lock status change */
93#define IPR_FXDSP 0x00800000 /* Enable FX DSP interrupts */
94#define IPR_FORCEINT 0x00400000 /* Force Sound Blaster interrupt */
95#define IPR_PCIERROR 0x00200000 /* PCI bus error */
96#define IPR_VOLINCR 0x00100000 /* Volume increment button pressed */
97#define IPR_VOLDECR 0x00080000 /* Volume decrement button pressed */
98#define IPR_MUTE 0x00040000 /* Mute button pressed */
99#define IPR_MICBUFFULL 0x00020000 /* Microphone buffer full */
100#define IPR_MICBUFHALFFULL 0x00010000 /* Microphone buffer half full */
101#define IPR_ADCBUFFULL 0x00008000 /* ADC buffer full */
102#define IPR_ADCBUFHALFFULL 0x00004000 /* ADC buffer half full */
103#define IPR_EFXBUFFULL 0x00002000 /* Effects buffer full */
104#define IPR_EFXBUFHALFFULL 0x00001000 /* Effects buffer half full */
105#define IPR_GPSPDIFSTATUSCHANGE 0x00000800 /* GPSPDIF channel status change */
106#define IPR_CDROMSTATUSCHANGE 0x00000400 /* CD-ROM channel status change */
107#define IPR_INTERVALTIMER 0x00000200 /* Interval timer terminal count */
108#define IPR_MIDITRANSBUFEMPTY 0x00000100 /* MIDI UART transmit buffer empty */
109#define IPR_MIDIRECVBUFEMPTY 0x00000080 /* MIDI UART receive buffer empty */
110#define IPR_CHANNELLOOP 0x00000040 /* One or more channel loop interrupts pending */
111#define IPR_CHANNELNUMBERMASK 0x0000003f /* When IPR_CHANNELLOOP is set, indicates the */
112 /* Highest set channel in CLIPL or CLIPH. When */
113 /* IP is written with CL set, the bit in CLIPL */
114 /* or CLIPH corresponding to the CIN value */
115 /* written will be cleared. */
116
117#define INTE 0x0c /* Interrupt enable register */
118#define INTE_VIRTUALSB_MASK 0xc0000000 /* Virtual Soundblaster I/O port capture */
119#define INTE_VIRTUALSB_220 0x00000000 /* Capture at I/O base address 0x220-0x22f */
120#define INTE_VIRTUALSB_240 0x40000000 /* Capture at I/O base address 0x240 */
121#define INTE_VIRTUALSB_260 0x80000000 /* Capture at I/O base address 0x260 */
122#define INTE_VIRTUALSB_280 0xc0000000 /* Capture at I/O base address 0x280 */
123#define INTE_VIRTUALMPU_MASK 0x30000000 /* Virtual MPU I/O port capture */
124#define INTE_VIRTUALMPU_300 0x00000000 /* Capture at I/O base address 0x300-0x301 */
125#define INTE_VIRTUALMPU_310 0x10000000 /* Capture at I/O base address 0x310 */
126#define INTE_VIRTUALMPU_320 0x20000000 /* Capture at I/O base address 0x320 */
127#define INTE_VIRTUALMPU_330 0x30000000 /* Capture at I/O base address 0x330 */
128#define INTE_MASTERDMAENABLE 0x08000000 /* Master DMA emulation at 0x000-0x00f */
129#define INTE_SLAVEDMAENABLE 0x04000000 /* Slave DMA emulation at 0x0c0-0x0df */
130#define INTE_MASTERPICENABLE 0x02000000 /* Master PIC emulation at 0x020-0x021 */
131#define INTE_SLAVEPICENABLE 0x01000000 /* Slave PIC emulation at 0x0a0-0x0a1 */
132#define INTE_VSBENABLE 0x00800000 /* Enable virtual Soundblaster */
133#define INTE_ADLIBENABLE 0x00400000 /* Enable AdLib emulation at 0x388-0x38b */
134#define INTE_MPUENABLE 0x00200000 /* Enable virtual MPU */
135#define INTE_FORCEINT 0x00100000 /* Continuously assert INTAN */
136
137#define INTE_MRHANDENABLE 0x00080000 /* Enable the "Mr. Hand" logic */
138 /* NOTE: There is no reason to use this under */
139 /* Linux, and it will cause odd hardware */
140 /* behavior and possibly random segfaults and */
141 /* lockups if enabled. */
142
143/* The next two interrupts are for the midi port on the Audigy Drive (A_MPU1) */
144#define INTE_A_MIDITXENABLE2 0x00020000 /* Enable MIDI transmit-buffer-empty interrupts */
145#define INTE_A_MIDIRXENABLE2 0x00010000 /* Enable MIDI receive-buffer-empty interrupts */
146
147
148#define INTE_SAMPLERATETRACKER 0x00002000 /* Enable sample rate tracker interrupts */
149 /* NOTE: This bit must always be enabled */
150#define INTE_FXDSPENABLE 0x00001000 /* Enable FX DSP interrupts */
151#define INTE_PCIERRORENABLE 0x00000800 /* Enable PCI bus error interrupts */
152#define INTE_VOLINCRENABLE 0x00000400 /* Enable volume increment button interrupts */
153#define INTE_VOLDECRENABLE 0x00000200 /* Enable volume decrement button interrupts */
154#define INTE_MUTEENABLE 0x00000100 /* Enable mute button interrupts */
155#define INTE_MICBUFENABLE 0x00000080 /* Enable microphone buffer interrupts */
156#define INTE_ADCBUFENABLE 0x00000040 /* Enable ADC buffer interrupts */
157#define INTE_EFXBUFENABLE 0x00000020 /* Enable Effects buffer interrupts */
158#define INTE_GPSPDIFENABLE 0x00000010 /* Enable GPSPDIF status interrupts */
159#define INTE_CDSPDIFENABLE 0x00000008 /* Enable CDSPDIF status interrupts */
160#define INTE_INTERVALTIMERENB 0x00000004 /* Enable interval timer interrupts */
161#define INTE_MIDITXENABLE 0x00000002 /* Enable MIDI transmit-buffer-empty interrupts */
162#define INTE_MIDIRXENABLE 0x00000001 /* Enable MIDI receive-buffer-empty interrupts */
163
164#define WC 0x10 /* Wall Clock register */
165#define WC_SAMPLECOUNTER_MASK 0x03FFFFC0 /* Sample periods elapsed since reset */
166#define WC_SAMPLECOUNTER 0x14060010
167#define WC_CURRENTCHANNEL 0x0000003F /* Channel [0..63] currently being serviced */
168 /* NOTE: Each channel takes 1/64th of a sample */
169 /* period to be serviced. */
170
171#define HCFG 0x14 /* Hardware config register */
172 /* NOTE: There is no reason to use the legacy */
173 /* SoundBlaster emulation stuff described below */
174 /* under Linux, and all kinds of weird hardware */
175 /* behavior can result if you try. Don't. */
176#define HCFG_LEGACYFUNC_MASK 0xe0000000 /* Legacy function number */
177#define HCFG_LEGACYFUNC_MPU 0x00000000 /* Legacy MPU */
178#define HCFG_LEGACYFUNC_SB 0x40000000 /* Legacy SB */
179#define HCFG_LEGACYFUNC_AD 0x60000000 /* Legacy AD */
180#define HCFG_LEGACYFUNC_MPIC 0x80000000 /* Legacy MPIC */
181#define HCFG_LEGACYFUNC_MDMA 0xa0000000 /* Legacy MDMA */
182#define HCFG_LEGACYFUNC_SPCI 0xc0000000 /* Legacy SPCI */
183#define HCFG_LEGACYFUNC_SDMA 0xe0000000 /* Legacy SDMA */
184#define HCFG_IOCAPTUREADDR 0x1f000000 /* The 4 LSBs of the captured I/O address. */
185#define HCFG_LEGACYWRITE 0x00800000 /* 1 = write, 0 = read */
186#define HCFG_LEGACYWORD 0x00400000 /* 1 = word, 0 = byte */
187#define HCFG_LEGACYINT 0x00200000 /* 1 = legacy event captured. Write 1 to clear. */
188 /* NOTE: The rest of the bits in this register */
189 /* _are_ relevant under Linux. */
190#define HCFG_CODECFORMAT_MASK 0x00070000 /* CODEC format */
191#define HCFG_CODECFORMAT_AC97 0x00000000 /* AC97 CODEC format -- Primary Output */
192#define HCFG_CODECFORMAT_I2S 0x00010000 /* I2S CODEC format -- Secondary (Rear) Output */
193#define HCFG_GPINPUT0 0x00004000 /* External pin112 */
194#define HCFG_GPINPUT1 0x00002000 /* External pin110 */
195#define HCFG_GPOUTPUT_MASK 0x00001c00 /* External pins which may be controlled */
196#define HCFG_GPOUT0 0x00001000 /* External pin? (spdif enable on 5.1) */
197#define HCFG_GPOUT1 0x00000800 /* External pin? (IR) */
198#define HCFG_GPOUT2 0x00000400 /* External pin? (IR) */
199#define HCFG_JOYENABLE 0x00000200 /* Internal joystick enable */
200#define HCFG_PHASETRACKENABLE 0x00000100 /* Phase tracking enable */
201 /* 1 = Force all 3 async digital inputs to use */
202 /* the same async sample rate tracker (ZVIDEO) */
203#define HCFG_AC3ENABLE_MASK 0x000000e0 /* AC3 async input control - Not implemented */
204#define HCFG_AC3ENABLE_ZVIDEO 0x00000080 /* Channels 0 and 1 replace ZVIDEO */
205#define HCFG_AC3ENABLE_CDSPDIF 0x00000040 /* Channels 0 and 1 replace CDSPDIF */
206#define HCFG_AC3ENABLE_GPSPDIF 0x00000020 /* Channels 0 and 1 replace GPSPDIF */
207#define HCFG_AUTOMUTE 0x00000010 /* When set, the async sample rate convertors */
208 /* will automatically mute their output when */
209 /* they are not rate-locked to the external */
210 /* async audio source */
211#define HCFG_LOCKSOUNDCACHE 0x00000008 /* 1 = Cancel bustmaster accesses to soundcache */
212 /* NOTE: This should generally never be used. */
213#define HCFG_LOCKTANKCACHE_MASK 0x00000004 /* 1 = Cancel bustmaster accesses to tankcache */
214 /* NOTE: This should generally never be used. */
215#define HCFG_LOCKTANKCACHE 0x01020014
216#define HCFG_MUTEBUTTONENABLE 0x00000002 /* 1 = Master mute button sets AUDIOENABLE = 0. */
217 /* NOTE: This is a 'cheap' way to implement a */
218 /* master mute function on the mute button, and */
219 /* in general should not be used unless a more */
220 /* sophisticated master mute function has not */
221 /* been written. */
222#define HCFG_AUDIOENABLE 0x00000001 /* 0 = CODECs transmit zero-valued samples */
223 /* Should be set to 1 when the EMU10K1 is */
224 /* completely initialized. */
225
226//For Audigy, MPU port move to 0x70-0x74 ptr register
227
228#define MUDATA 0x18 /* MPU401 data register (8 bits) */
229
230#define MUCMD 0x19 /* MPU401 command register (8 bits) */
231#define MUCMD_RESET 0xff /* RESET command */
232#define MUCMD_ENTERUARTMODE 0x3f /* Enter_UART_mode command */
233 /* NOTE: All other commands are ignored */
234
235#define MUSTAT MUCMD /* MPU401 status register (8 bits) */
236#define MUSTAT_IRDYN 0x80 /* 0 = MIDI data or command ACK */
237#define MUSTAT_ORDYN 0x40 /* 0 = MUDATA can accept a command or data */
238
239#define A_IOCFG 0x18 /* GPIO on Audigy card (16bits) */
240#define A_GPINPUT_MASK 0xff00
241#define A_GPOUTPUT_MASK 0x00ff
242#define A_IOCFG_GPOUT0 0x0044 /* analog/digital? */
243#define A_IOCFG_GPOUT1 0x0002 /* IR */
244#define A_IOCFG_GPOUT2 0x0001 /* IR */
245
246#define TIMER 0x1a /* Timer terminal count register */
247 /* NOTE: After the rate is changed, a maximum */
248 /* of 1024 sample periods should be allowed */
249 /* before the new rate is guaranteed accurate. */
250#define TIMER_RATE_MASK 0x000003ff /* Timer interrupt rate in sample periods */
251 /* 0 == 1024 periods, [1..4] are not useful */
252#define TIMER_RATE 0x0a00001a
253
254#define AC97DATA 0x1c /* AC97 register set data register (16 bit) */
255
256#define AC97ADDRESS 0x1e /* AC97 register set address register (8 bit) */
257#define AC97ADDRESS_READY 0x80 /* Read-only bit, reflects CODEC READY signal */
258#define AC97ADDRESS_ADDRESS 0x7f /* Address of indexed AC97 register */
259
260/************************************************************************************************/
261/* PCI function 1 registers, address = <val> + PCIBASE1 */
262/************************************************************************************************/
263
264#define JOYSTICK1 0x00 /* Analog joystick port register */
265#define JOYSTICK2 0x01 /* Analog joystick port register */
266#define JOYSTICK3 0x02 /* Analog joystick port register */
267#define JOYSTICK4 0x03 /* Analog joystick port register */
268#define JOYSTICK5 0x04 /* Analog joystick port register */
269#define JOYSTICK6 0x05 /* Analog joystick port register */
270#define JOYSTICK7 0x06 /* Analog joystick port register */
271#define JOYSTICK8 0x07 /* Analog joystick port register */
272
273/* When writing, any write causes JOYSTICK_COMPARATOR output enable to be pulsed on write. */
274/* When reading, use these bitfields: */
275#define JOYSTICK_BUTTONS 0x0f /* Joystick button data */
276#define JOYSTICK_COMPARATOR 0xf0 /* Joystick comparator data */
277
278
279/********************************************************************************************************/
280/* Emu10k1 pointer-offset register set, accessed through the PTR and DATA registers */
281/********************************************************************************************************/
282
283#define CPF 0x00 /* Current pitch and fraction register */
284#define CPF_CURRENTPITCH_MASK 0xffff0000 /* Current pitch (linear, 0x4000 == unity pitch shift) */
285#define CPF_CURRENTPITCH 0x10100000
286#define CPF_STEREO_MASK 0x00008000 /* 1 = Even channel interleave, odd channel locked */
287#define CPF_STOP_MASK 0x00004000 /* 1 = Current pitch forced to 0 */
288#define CPF_FRACADDRESS_MASK 0x00003fff /* Linear fractional address of the current channel */
289
290#define PTRX 0x01 /* Pitch target and send A/B amounts register */
291#define PTRX_PITCHTARGET_MASK 0xffff0000 /* Pitch target of specified channel */
292#define PTRX_PITCHTARGET 0x10100001
293#define PTRX_FXSENDAMOUNT_A_MASK 0x0000ff00 /* Linear level of channel output sent to FX send bus A */
294#define PTRX_FXSENDAMOUNT_A 0x08080001
295#define PTRX_FXSENDAMOUNT_B_MASK 0x000000ff /* Linear level of channel output sent to FX send bus B */
296#define PTRX_FXSENDAMOUNT_B 0x08000001
297
298#define CVCF 0x02 /* Current volume and filter cutoff register */
299#define CVCF_CURRENTVOL_MASK 0xffff0000 /* Current linear volume of specified channel */
300#define CVCF_CURRENTVOL 0x10100002
301#define CVCF_CURRENTFILTER_MASK 0x0000ffff /* Current filter cutoff frequency of specified channel */
302#define CVCF_CURRENTFILTER 0x10000002
303
304#define VTFT 0x03 /* Volume target and filter cutoff target register */
305#define VTFT_VOLUMETARGET_MASK 0xffff0000 /* Volume target of specified channel */
306#define VTFT_VOLUMETARGET 0x10100003
307#define VTFT_FILTERTARGET_MASK 0x0000ffff /* Filter cutoff target of specified channel */
308#define VTFT_FILTERTARGET 0x10000003
309
310#define Z1 0x05 /* Filter delay memory 1 register */
311
312#define Z2 0x04 /* Filter delay memory 2 register */
313
314#define PSST 0x06 /* Send C amount and loop start address register */
315#define PSST_FXSENDAMOUNT_C_MASK 0xff000000 /* Linear level of channel output sent to FX send bus C */
316
317#define PSST_FXSENDAMOUNT_C 0x08180006
318
319#define PSST_LOOPSTARTADDR_MASK 0x00ffffff /* Loop start address of the specified channel */
320#define PSST_LOOPSTARTADDR 0x18000006
321
322#define DSL 0x07 /* Send D amount and loop start address register */
323#define DSL_FXSENDAMOUNT_D_MASK 0xff000000 /* Linear level of channel output sent to FX send bus D */
324
325#define DSL_FXSENDAMOUNT_D 0x08180007
326
327#define DSL_LOOPENDADDR_MASK 0x00ffffff /* Loop end address of the specified channel */
328#define DSL_LOOPENDADDR 0x18000007
329
330#define CCCA 0x08 /* Filter Q, interp. ROM, byte size, cur. addr register */
331#define CCCA_RESONANCE 0xf0000000 /* Lowpass filter resonance (Q) height */
332#define CCCA_INTERPROMMASK 0x0e000000 /* Selects passband of interpolation ROM */
333 /* 1 == full band, 7 == lowpass */
334 /* ROM 0 is used when pitch shifting downward or less */
335 /* then 3 semitones upward. Increasingly higher ROM */
336 /* numbers are used, typically in steps of 3 semitones, */
337 /* as upward pitch shifting is performed. */
338#define CCCA_INTERPROM_0 0x00000000 /* Select interpolation ROM 0 */
339#define CCCA_INTERPROM_1 0x02000000 /* Select interpolation ROM 1 */
340#define CCCA_INTERPROM_2 0x04000000 /* Select interpolation ROM 2 */
341#define CCCA_INTERPROM_3 0x06000000 /* Select interpolation ROM 3 */
342#define CCCA_INTERPROM_4 0x08000000 /* Select interpolation ROM 4 */
343#define CCCA_INTERPROM_5 0x0a000000 /* Select interpolation ROM 5 */
344#define CCCA_INTERPROM_6 0x0c000000 /* Select interpolation ROM 6 */
345#define CCCA_INTERPROM_7 0x0e000000 /* Select interpolation ROM 7 */
346#define CCCA_8BITSELECT 0x01000000 /* 1 = Sound memory for this channel uses 8-bit samples */
347#define CCCA_CURRADDR_MASK 0x00ffffff /* Current address of the selected channel */
348#define CCCA_CURRADDR 0x18000008
349
350#define CCR 0x09 /* Cache control register */
351#define CCR_CACHEINVALIDSIZE 0x07190009
352#define CCR_CACHEINVALIDSIZE_MASK 0xfe000000 /* Number of invalid samples cache for this channel */
353#define CCR_CACHELOOPFLAG 0x01000000 /* 1 = Cache has a loop service pending */
354#define CCR_INTERLEAVEDSAMPLES 0x00800000 /* 1 = A cache service will fetch interleaved samples */
355#define CCR_WORDSIZEDSAMPLES 0x00400000 /* 1 = A cache service will fetch word sized samples */
356#define CCR_READADDRESS 0x06100009
357#define CCR_READADDRESS_MASK 0x003f0000 /* Location of cache just beyond current cache service */
358#define CCR_LOOPINVALSIZE 0x0000fe00 /* Number of invalid samples in cache prior to loop */
359 /* NOTE: This is valid only if CACHELOOPFLAG is set */
360#define CCR_LOOPFLAG 0x00000100 /* Set for a single sample period when a loop occurs */
361#define CCR_CACHELOOPADDRHI 0x000000ff /* DSL_LOOPSTARTADDR's hi byte if CACHELOOPFLAG is set */
362
363#define CLP 0x0a /* Cache loop register (valid if CCR_CACHELOOPFLAG = 1) */
364 /* NOTE: This register is normally not used */
365#define CLP_CACHELOOPADDR 0x0000ffff /* Cache loop address (DSL_LOOPSTARTADDR [0..15]) */
366
367#define FXRT 0x0b /* Effects send routing register */
368 /* NOTE: It is illegal to assign the same routing to */
369 /* two effects sends. */
370#define FXRT_CHANNELA 0x000f0000 /* Effects send bus number for channel's effects send A */
371#define FXRT_CHANNELB 0x00f00000 /* Effects send bus number for channel's effects send B */
372#define FXRT_CHANNELC 0x0f000000 /* Effects send bus number for channel's effects send C */
373#define FXRT_CHANNELD 0xf0000000 /* Effects send bus number for channel's effects send D */
374
375#define MAPA 0x0c /* Cache map A */
376
377#define MAPB 0x0d /* Cache map B */
378
379#define MAP_PTE_MASK 0xffffe000 /* The 19 MSBs of the PTE indexed by the PTI */
380#define MAP_PTI_MASK 0x00001fff /* The 13 bit index to one of the 8192 PTE dwords */
381
382#define ENVVOL 0x10 /* Volume envelope register */
383#define ENVVOL_MASK 0x0000ffff /* Current value of volume envelope state variable */
384 /* 0x8000-n == 666*n usec delay */
385
386#define ATKHLDV 0x11 /* Volume envelope hold and attack register */
387#define ATKHLDV_PHASE0 0x00008000 /* 0 = Begin attack phase */
388#define ATKHLDV_HOLDTIME_MASK 0x00007f00 /* Envelope hold time (127-n == n*88.2msec) */
389#define ATKHLDV_ATTACKTIME_MASK 0x0000007f /* Envelope attack time, log encoded */
390 /* 0 = infinite, 1 = 10.9msec, ... 0x7f = 5.5msec */
391
392#define DCYSUSV 0x12 /* Volume envelope sustain and decay register */
393#define DCYSUSV_PHASE1_MASK 0x00008000 /* 0 = Begin attack phase, 1 = begin release phase */
394#define DCYSUSV_SUSTAINLEVEL_MASK 0x00007f00 /* 127 = full, 0 = off, 0.75dB increments */
395#define DCYSUSV_CHANNELENABLE_MASK 0x00000080 /* 1 = Inhibit envelope engine from writing values in */
396 /* this channel and from writing to pitch, filter and */
397 /* volume targets. */
398#define DCYSUSV_DECAYTIME_MASK 0x0000007f /* Volume envelope decay time, log encoded */
399 /* 0 = 43.7msec, 1 = 21.8msec, 0x7f = 22msec */
400
401#define LFOVAL1 0x13 /* Modulation LFO value */
402#define LFOVAL_MASK 0x0000ffff /* Current value of modulation LFO state variable */
403 /* 0x8000-n == 666*n usec delay */
404
405#define ENVVAL 0x14 /* Modulation envelope register */
406#define ENVVAL_MASK 0x0000ffff /* Current value of modulation envelope state variable */
407 /* 0x8000-n == 666*n usec delay */
408
409#define ATKHLDM 0x15 /* Modulation envelope hold and attack register */
410#define ATKHLDM_PHASE0 0x00008000 /* 0 = Begin attack phase */
411#define ATKHLDM_HOLDTIME 0x00007f00 /* Envelope hold time (127-n == n*42msec) */
412#define ATKHLDM_ATTACKTIME 0x0000007f /* Envelope attack time, log encoded */
413 /* 0 = infinite, 1 = 11msec, ... 0x7f = 5.5msec */
414
415#define DCYSUSM 0x16 /* Modulation envelope decay and sustain register */
416#define DCYSUSM_PHASE1_MASK 0x00008000 /* 0 = Begin attack phase, 1 = begin release phase */
417#define DCYSUSM_SUSTAINLEVEL_MASK 0x00007f00 /* 127 = full, 0 = off, 0.75dB increments */
418#define DCYSUSM_DECAYTIME_MASK 0x0000007f /* Envelope decay time, log encoded */
419 /* 0 = 43.7msec, 1 = 21.8msec, 0x7f = 22msec */
420
421#define LFOVAL2 0x17 /* Vibrato LFO register */
422#define LFOVAL2_MASK 0x0000ffff /* Current value of vibrato LFO state variable */
423 /* 0x8000-n == 666*n usec delay */
424
425#define IP 0x18 /* Initial pitch register */
426#define IP_MASK 0x0000ffff /* Exponential initial pitch shift */
427 /* 4 bits of octave, 12 bits of fractional octave */
428#define IP_UNITY 0x0000e000 /* Unity pitch shift */
429
430#define IFATN 0x19 /* Initial filter cutoff and attenuation register */
431#define IFATN_FILTERCUTOFF_MASK 0x0000ff00 /* Initial filter cutoff frequency in exponential units */
432 /* 6 most significant bits are semitones */
433 /* 2 least significant bits are fractions */
434#define IFATN_FILTERCUTOFF 0x08080019
435#define IFATN_ATTENUATION_MASK 0x000000ff /* Initial attenuation in 0.375dB steps */
436#define IFATN_ATTENUATION 0x08000019
437
438
439#define PEFE 0x1a /* Pitch envelope and filter envelope amount register */
440#define PEFE_PITCHAMOUNT_MASK 0x0000ff00 /* Pitch envlope amount */
441 /* Signed 2's complement, +/- one octave peak extremes */
442#define PEFE_PITCHAMOUNT 0x0808001a
443#define PEFE_FILTERAMOUNT_MASK 0x000000ff /* Filter envlope amount */
444 /* Signed 2's complement, +/- six octaves peak extremes */
445#define PEFE_FILTERAMOUNT 0x0800001a
446#define FMMOD 0x1b /* Vibrato/filter modulation from LFO register */
447#define FMMOD_MODVIBRATO 0x0000ff00 /* Vibrato LFO modulation depth */
448 /* Signed 2's complement, +/- one octave extremes */
449#define FMMOD_MOFILTER 0x000000ff /* Filter LFO modulation depth */
450 /* Signed 2's complement, +/- three octave extremes */
451
452
453#define TREMFRQ 0x1c /* Tremolo amount and modulation LFO frequency register */
454#define TREMFRQ_DEPTH 0x0000ff00 /* Tremolo depth */
455 /* Signed 2's complement, with +/- 12dB extremes */
456
457#define TREMFRQ_FREQUENCY 0x000000ff /* Tremolo LFO frequency */
458 /* ??Hz steps, maximum of ?? Hz. */
459#define FM2FRQ2 0x1d /* Vibrato amount and vibrato LFO frequency register */
460#define FM2FRQ2_DEPTH 0x0000ff00 /* Vibrato LFO vibrato depth */
461 /* Signed 2's complement, +/- one octave extremes */
462#define FM2FRQ2_FREQUENCY 0x000000ff /* Vibrato LFO frequency */
463 /* 0.039Hz steps, maximum of 9.85 Hz. */
464
465#define TEMPENV 0x1e /* Tempory envelope register */
466#define TEMPENV_MASK 0x0000ffff /* 16-bit value */
467 /* NOTE: All channels contain internal variables; do */
468 /* not write to these locations. */
469
470#define CD0 0x20 /* Cache data 0 register */
471#define CD1 0x21 /* Cache data 1 register */
472#define CD2 0x22 /* Cache data 2 register */
473#define CD3 0x23 /* Cache data 3 register */
474#define CD4 0x24 /* Cache data 4 register */
475#define CD5 0x25 /* Cache data 5 register */
476#define CD6 0x26 /* Cache data 6 register */
477#define CD7 0x27 /* Cache data 7 register */
478#define CD8 0x28 /* Cache data 8 register */
479#define CD9 0x29 /* Cache data 9 register */
480#define CDA 0x2a /* Cache data A register */
481#define CDB 0x2b /* Cache data B register */
482#define CDC 0x2c /* Cache data C register */
483#define CDD 0x2d /* Cache data D register */
484#define CDE 0x2e /* Cache data E register */
485#define CDF 0x2f /* Cache data F register */
486
487#define PTB 0x40 /* Page table base register */
488#define PTB_MASK 0xfffff000 /* Physical address of the page table in host memory */
489
490#define TCB 0x41 /* Tank cache base register */
491#define TCB_MASK 0xfffff000 /* Physical address of the bottom of host based TRAM */
492
493#define ADCCR 0x42 /* ADC sample rate/stereo control register */
494#define ADCCR_RCHANENABLE 0x00000010 /* Enables right channel for writing to the host */
495#define ADCCR_LCHANENABLE 0x00000008 /* Enables left channel for writing to the host */
496 /* NOTE: To guarantee phase coherency, both channels */
497 /* must be disabled prior to enabling both channels. */
498#define A_ADCCR_RCHANENABLE 0x00000020
499#define A_ADCCR_LCHANENABLE 0x00000010
500
501#define A_ADCCR_SAMPLERATE_MASK 0x0000000F /* Audigy sample rate convertor output rate */
502#define ADCCR_SAMPLERATE_MASK 0x00000007 /* Sample rate convertor output rate */
503#define ADCCR_SAMPLERATE_48 0x00000000 /* 48kHz sample rate */
504#define ADCCR_SAMPLERATE_44 0x00000001 /* 44.1kHz sample rate */
505#define ADCCR_SAMPLERATE_32 0x00000002 /* 32kHz sample rate */
506#define ADCCR_SAMPLERATE_24 0x00000003 /* 24kHz sample rate */
507#define ADCCR_SAMPLERATE_22 0x00000004 /* 22.05kHz sample rate */
508#define ADCCR_SAMPLERATE_16 0x00000005 /* 16kHz sample rate */
509#define ADCCR_SAMPLERATE_11 0x00000006 /* 11.025kHz sample rate */
510#define ADCCR_SAMPLERATE_8 0x00000007 /* 8kHz sample rate */
511#define A_ADCCR_SAMPLERATE_12 0x00000006 /* 12kHz sample rate */
512#define A_ADCCR_SAMPLERATE_11 0x00000007 /* 11.025kHz sample rate */
513#define A_ADCCR_SAMPLERATE_8 0x00000008 /* 8kHz sample rate */
514
515#define FXWC 0x43 /* FX output write channels register */
516 /* When set, each bit enables the writing of the */
517 /* corresponding FX output channel into host memory */
518#define FXWC_DEFAULTROUTE_C (1<<0) /* left emu out? */
519#define FXWC_DEFAULTROUTE_B (1<<1) /* right emu out? */
520#define FXWC_DEFAULTROUTE_A (1<<12)
521#define FXWC_DEFAULTROUTE_D (1<<13)
522#define FXWC_ADCLEFT (1<<18)
523#define FXWC_CDROMSPDIFLEFT (1<<18)
524#define FXWC_ADCRIGHT (1<<19)
525#define FXWC_CDROMSPDIFRIGHT (1<<19)
526#define FXWC_MIC (1<<20)
527#define FXWC_ZOOMLEFT (1<<20)
528#define FXWC_ZOOMRIGHT (1<<21)
529#define FXWC_SPDIFLEFT (1<<22) /* 0x00400000 */
530#define FXWC_SPDIFRIGHT (1<<23) /* 0x00800000 */
531
532#define TCBS 0x44 /* Tank cache buffer size register */
533#define TCBS_MASK 0x00000007 /* Tank cache buffer size field */
534#define TCBS_BUFFSIZE_16K 0x00000000
535#define TCBS_BUFFSIZE_32K 0x00000001
536#define TCBS_BUFFSIZE_64K 0x00000002
537#define TCBS_BUFFSIZE_128K 0x00000003
538#define TCBS_BUFFSIZE_256K 0x00000004
539#define TCBS_BUFFSIZE_512K 0x00000005
540#define TCBS_BUFFSIZE_1024K 0x00000006
541#define TCBS_BUFFSIZE_2048K 0x00000007
542
543#define MICBA 0x45 /* AC97 microphone buffer address register */
544#define MICBA_MASK 0xfffff000 /* 20 bit base address */
545
546#define ADCBA 0x46 /* ADC buffer address register */
547#define ADCBA_MASK 0xfffff000 /* 20 bit base address */
548
549#define FXBA 0x47 /* FX Buffer Address */
550#define FXBA_MASK 0xfffff000 /* 20 bit base address */
551
552#define MICBS 0x49 /* Microphone buffer size register */
553
554#define ADCBS 0x4a /* ADC buffer size register */
555
556#define FXBS 0x4b /* FX buffer size register */
557
558/* The following mask values define the size of the ADC, MIX and FX buffers in bytes */
559#define ADCBS_BUFSIZE_NONE 0x00000000
560#define ADCBS_BUFSIZE_384 0x00000001
561#define ADCBS_BUFSIZE_448 0x00000002
562#define ADCBS_BUFSIZE_512 0x00000003
563#define ADCBS_BUFSIZE_640 0x00000004
564#define ADCBS_BUFSIZE_768 0x00000005
565#define ADCBS_BUFSIZE_896 0x00000006
566#define ADCBS_BUFSIZE_1024 0x00000007
567#define ADCBS_BUFSIZE_1280 0x00000008
568#define ADCBS_BUFSIZE_1536 0x00000009
569#define ADCBS_BUFSIZE_1792 0x0000000a
570#define ADCBS_BUFSIZE_2048 0x0000000b
571#define ADCBS_BUFSIZE_2560 0x0000000c
572#define ADCBS_BUFSIZE_3072 0x0000000d
573#define ADCBS_BUFSIZE_3584 0x0000000e
574#define ADCBS_BUFSIZE_4096 0x0000000f
575#define ADCBS_BUFSIZE_5120 0x00000010
576#define ADCBS_BUFSIZE_6144 0x00000011
577#define ADCBS_BUFSIZE_7168 0x00000012
578#define ADCBS_BUFSIZE_8192 0x00000013
579#define ADCBS_BUFSIZE_10240 0x00000014
580#define ADCBS_BUFSIZE_12288 0x00000015
581#define ADCBS_BUFSIZE_14366 0x00000016
582#define ADCBS_BUFSIZE_16384 0x00000017
583#define ADCBS_BUFSIZE_20480 0x00000018
584#define ADCBS_BUFSIZE_24576 0x00000019
585#define ADCBS_BUFSIZE_28672 0x0000001a
586#define ADCBS_BUFSIZE_32768 0x0000001b
587#define ADCBS_BUFSIZE_40960 0x0000001c
588#define ADCBS_BUFSIZE_49152 0x0000001d
589#define ADCBS_BUFSIZE_57344 0x0000001e
590#define ADCBS_BUFSIZE_65536 0x0000001f
591
592
593#define CDCS 0x50 /* CD-ROM digital channel status register */
594
595#define GPSCS 0x51 /* General Purpose SPDIF channel status register*/
596
597#define DBG 0x52 /* DO NOT PROGRAM THIS REGISTER!!! MAY DESTROY CHIP */
598
599#define REG53 0x53 /* DO NOT PROGRAM THIS REGISTER!!! MAY DESTROY CHIP */
600
601#define A_DBG 0x53
602#define A_DBG_SINGLE_STEP 0x00020000 /* Set to zero to start dsp */
603#define A_DBG_ZC 0x40000000 /* zero tram counter */
604#define A_DBG_STEP_ADDR 0x000003ff
605#define A_DBG_SATURATION_OCCURED 0x20000000
606#define A_DBG_SATURATION_ADDR 0x0ffc0000
607
608#define SPCS0 0x54 /* SPDIF output Channel Status 0 register */
609
610#define SPCS1 0x55 /* SPDIF output Channel Status 1 register */
611
612#define SPCS2 0x56 /* SPDIF output Channel Status 2 register */
613
614#define SPCS_CLKACCYMASK 0x30000000 /* Clock accuracy */
615#define SPCS_CLKACCY_1000PPM 0x00000000 /* 1000 parts per million */
616#define SPCS_CLKACCY_50PPM 0x10000000 /* 50 parts per million */
617#define SPCS_CLKACCY_VARIABLE 0x20000000 /* Variable accuracy */
618#define SPCS_SAMPLERATEMASK 0x0f000000 /* Sample rate */
619#define SPCS_SAMPLERATE_44 0x00000000 /* 44.1kHz sample rate */
620#define SPCS_SAMPLERATE_48 0x02000000 /* 48kHz sample rate */
621#define SPCS_SAMPLERATE_32 0x03000000 /* 32kHz sample rate */
622#define SPCS_CHANNELNUMMASK 0x00f00000 /* Channel number */
623#define SPCS_CHANNELNUM_UNSPEC 0x00000000 /* Unspecified channel number */
624#define SPCS_CHANNELNUM_LEFT 0x00100000 /* Left channel */
625#define SPCS_CHANNELNUM_RIGHT 0x00200000 /* Right channel */
626#define SPCS_SOURCENUMMASK 0x000f0000 /* Source number */
627#define SPCS_SOURCENUM_UNSPEC 0x00000000 /* Unspecified source number */
628#define SPCS_GENERATIONSTATUS 0x00008000 /* Originality flag (see IEC-958 spec) */
629#define SPCS_CATEGORYCODEMASK 0x00007f00 /* Category code (see IEC-958 spec) */
630#define SPCS_MODEMASK 0x000000c0 /* Mode (see IEC-958 spec) */
631#define SPCS_EMPHASISMASK 0x00000038 /* Emphasis */
632#define SPCS_EMPHASIS_NONE 0x00000000 /* No emphasis */
633#define SPCS_EMPHASIS_50_15 0x00000008 /* 50/15 usec 2 channel */
634#define SPCS_COPYRIGHT 0x00000004 /* Copyright asserted flag -- do not modify */
635#define SPCS_NOTAUDIODATA 0x00000002 /* 0 = Digital audio, 1 = not audio */
636#define SPCS_PROFESSIONAL 0x00000001 /* 0 = Consumer (IEC-958), 1 = pro (AES3-1992) */
637
638/* The 32-bit CLIx and SOLx registers all have one bit per channel control/status */
639#define CLIEL 0x58 /* Channel loop interrupt enable low register */
640
641#define CLIEH 0x59 /* Channel loop interrupt enable high register */
642
643#define CLIPL 0x5a /* Channel loop interrupt pending low register */
644
645#define CLIPH 0x5b /* Channel loop interrupt pending high register */
646
647#define SOLEL 0x5c /* Stop on loop enable low register */
648
649#define SOLEH 0x5d /* Stop on loop enable high register */
650
651#define SPBYPASS 0x5e /* SPDIF BYPASS mode register */
652#define SPBYPASS_ENABLE 0x00000001 /* Enable SPDIF bypass mode */
653
654#define AC97SLOT 0x5f /* additional AC97 slots enable bits */
655#define AC97SLOT_CNTR 0x10 /* Center enable */
656#define AC97SLOT_LFE 0x20 /* LFE enable */
657
658#define CDSRCS 0x60 /* CD-ROM Sample Rate Converter status register */
659
660#define GPSRCS 0x61 /* General Purpose SPDIF sample rate cvt status */
661
662#define ZVSRCS 0x62 /* ZVideo sample rate converter status */
663 /* NOTE: This one has no SPDIFLOCKED field */
664 /* Assumes sample lock */
665
666/* These three bitfields apply to CDSRCS, GPSRCS, and (except as noted) ZVSRCS. */
667#define SRCS_SPDIFLOCKED 0x02000000 /* SPDIF stream locked */
668#define SRCS_RATELOCKED 0x01000000 /* Sample rate locked */
669#define SRCS_ESTSAMPLERATE 0x0007ffff /* Do not modify this field. */
670
671/* Note that these values can vary +/- by a small amount */
672#define SRCS_SPDIFRATE_44 0x0003acd9
673#define SRCS_SPDIFRATE_48 0x00040000
674#define SRCS_SPDIFRATE_96 0x00080000
675
676#define MICIDX 0x63 /* Microphone recording buffer index register */
677#define MICIDX_MASK 0x0000ffff /* 16-bit value */
678#define MICIDX_IDX 0x10000063
679
680#define ADCIDX 0x64 /* ADC recording buffer index register */
681#define ADCIDX_MASK 0x0000ffff /* 16 bit index field */
682#define ADCIDX_IDX 0x10000064
683
684#define A_ADCIDX 0x63
685#define A_ADCIDX_IDX 0x10000063
686
687#define A_MICIDX 0x64
688#define A_MICIDX_IDX 0x10000064
689
690#define FXIDX 0x65 /* FX recording buffer index register */
691#define FXIDX_MASK 0x0000ffff /* 16-bit value */
692#define FXIDX_IDX 0x10000065
693
694/* This is the MPU port on the card (via the game port) */
695#define A_MUDATA1 0x70
696#define A_MUCMD1 0x71
697#define A_MUSTAT1 A_MUCMD1
698
699/* This is the MPU port on the Audigy Drive */
700#define A_MUDATA2 0x72
701#define A_MUCMD2 0x73
702#define A_MUSTAT2 A_MUCMD2
703
704/* The next two are the Audigy equivalent of FXWC */
705/* the Audigy can record any output (16bit, 48kHz, up to 64 channel simultaneously) */
706/* Each bit selects a channel for recording */
707#define A_FXWC1 0x74 /* Selects 0x7f-0x60 for FX recording */
708#define A_FXWC2 0x75 /* Selects 0x9f-0x80 for FX recording */
709
710#define A_SPDIF_SAMPLERATE 0x76 /* Set the sample rate of SPDIF output */
711#define A_SPDIF_48000 0x00000080
712#define A_SPDIF_44100 0x00000000
713#define A_SPDIF_96000 0x00000040
714
715#define A_FXRT2 0x7c
716#define A_FXRT_CHANNELE 0x0000003f /* Effects send bus number for channel's effects send E */
717#define A_FXRT_CHANNELF 0x00003f00 /* Effects send bus number for channel's effects send F */
718#define A_FXRT_CHANNELG 0x003f0000 /* Effects send bus number for channel's effects send G */
719#define A_FXRT_CHANNELH 0x3f000000 /* Effects send bus number for channel's effects send H */
720
721#define A_SENDAMOUNTS 0x7d
722#define A_FXSENDAMOUNT_E_MASK 0xFF000000
723#define A_FXSENDAMOUNT_F_MASK 0x00FF0000
724#define A_FXSENDAMOUNT_G_MASK 0x0000FF00
725#define A_FXSENDAMOUNT_H_MASK 0x000000FF
726
727/* The send amounts for this one are the same as used with the emu10k1 */
728#define A_FXRT1 0x7e
729#define A_FXRT_CHANNELA 0x0000003f
730#define A_FXRT_CHANNELB 0x00003f00
731#define A_FXRT_CHANNELC 0x003f0000
732#define A_FXRT_CHANNELD 0x3f000000
733
734
735/* Each FX general purpose register is 32 bits in length, all bits are used */
736#define FXGPREGBASE 0x100 /* FX general purpose registers base */
737#define A_FXGPREGBASE 0x400 /* Audigy GPRs, 0x400 to 0x5ff */
738
739/* Tank audio data is logarithmically compressed down to 16 bits before writing to TRAM and is */
740/* decompressed back to 20 bits on a read. There are a total of 160 locations, the last 32 */
741/* locations are for external TRAM. */
742#define TANKMEMDATAREGBASE 0x200 /* Tank memory data registers base */
743#define TANKMEMDATAREG_MASK 0x000fffff /* 20 bit tank audio data field */
744
745/* Combined address field and memory opcode or flag field. 160 locations, last 32 are external */
746#define TANKMEMADDRREGBASE 0x300 /* Tank memory address registers base */
747#define TANKMEMADDRREG_ADDR_MASK 0x000fffff /* 20 bit tank address field */
748#define TANKMEMADDRREG_CLEAR 0x00800000 /* Clear tank memory */
749#define TANKMEMADDRREG_ALIGN 0x00400000 /* Align read or write relative to tank access */
750#define TANKMEMADDRREG_WRITE 0x00200000 /* Write to tank memory */
751#define TANKMEMADDRREG_READ 0x00100000 /* Read from tank memory */
752
753#define MICROCODEBASE 0x400 /* Microcode data base address */
754
755/* Each DSP microcode instruction is mapped into 2 doublewords */
756/* NOTE: When writing, always write the LO doubleword first. Reads can be in either order. */
757#define LOWORD_OPX_MASK 0x000ffc00 /* Instruction operand X */
758#define LOWORD_OPY_MASK 0x000003ff /* Instruction operand Y */
759#define HIWORD_OPCODE_MASK 0x00f00000 /* Instruction opcode */
760#define HIWORD_RESULT_MASK 0x000ffc00 /* Instruction result */
761#define HIWORD_OPA_MASK 0x000003ff /* Instruction operand A */
762
763
764/* Audigy Soundcard have a different instruction format */
765#define A_MICROCODEBASE 0x600
766#define A_LOWORD_OPY_MASK 0x000007ff
767#define A_LOWORD_OPX_MASK 0x007ff000
768#define A_HIWORD_OPCODE_MASK 0x0f000000
769#define A_HIWORD_RESULT_MASK 0x007ff000
770#define A_HIWORD_OPA_MASK 0x000007ff
771
772
773/* ------------------- STRUCTURES -------------------- */
774
775typedef struct _snd_emu10k1 emu10k1_t;
776typedef struct _snd_emu10k1_voice emu10k1_voice_t;
777typedef struct _snd_emu10k1_pcm emu10k1_pcm_t;
778
779typedef enum {
780 EMU10K1_PCM,
781 EMU10K1_SYNTH,
782 EMU10K1_MIDI
783} emu10k1_voice_type_t;
784
785struct _snd_emu10k1_voice {
786 emu10k1_t *emu;
787 int number;
788 int use: 1,
789 pcm: 1,
790 synth: 1,
791 midi: 1;
792 void (*interrupt)(emu10k1_t *emu, emu10k1_voice_t *pvoice);
793
794 emu10k1_pcm_t *epcm;
795};
796
797typedef enum {
798 PLAYBACK_EMUVOICE,
799 CAPTURE_AC97ADC,
800 CAPTURE_AC97MIC,
801 CAPTURE_EFX
802} snd_emu10k1_pcm_type_t;
803
804struct _snd_emu10k1_pcm {
805 emu10k1_t *emu;
806 snd_emu10k1_pcm_type_t type;
807 snd_pcm_substream_t *substream;
808 emu10k1_voice_t *voices[2];
809 emu10k1_voice_t *extra;
810 unsigned short running;
811 unsigned short first_ptr;
812 snd_util_memblk_t *memblk;
813 unsigned int start_addr;
814 unsigned int ccca_start_addr;
815 unsigned int capture_ipr; /* interrupt acknowledge mask */
816 unsigned int capture_inte; /* interrupt enable mask */
817 unsigned int capture_ba_reg; /* buffer address register */
818 unsigned int capture_bs_reg; /* buffer size register */
819 unsigned int capture_idx_reg; /* buffer index register */
820 unsigned int capture_cr_val; /* control value */
821 unsigned int capture_cr_val2; /* control value2 (for audigy) */
822 unsigned int capture_bs_val; /* buffer size value */
823 unsigned int capture_bufsize; /* buffer size in bytes */
824};
825
826typedef struct {
827 unsigned char send_routing[3][8];
828 unsigned char send_volume[3][8];
829 unsigned short attn[3];
830 emu10k1_pcm_t *epcm;
831} emu10k1_pcm_mixer_t;
832
833#define snd_emu10k1_compose_send_routing(route) \
834((route[0] | (route[1] << 4) | (route[2] << 8) | (route[3] << 12)) << 16)
835
836#define snd_emu10k1_compose_audigy_fxrt1(route) \
837(((unsigned int)route[0] | ((unsigned int)route[1] << 8) | ((unsigned int)route[2] << 16) | ((unsigned int)route[3] << 12)) << 24)
838
839#define snd_emu10k1_compose_audigy_fxrt2(route) \
840(((unsigned int)route[4] | ((unsigned int)route[5] << 8) | ((unsigned int)route[6] << 16) | ((unsigned int)route[7] << 12)) << 24)
841
842typedef struct snd_emu10k1_memblk {
843 snd_util_memblk_t mem;
844 /* private part */
845 short first_page, last_page, pages, mapped_page;
846 unsigned int map_locked;
847 struct list_head mapped_link;
848 struct list_head mapped_order_link;
849} emu10k1_memblk_t;
850
851#define snd_emu10k1_memblk_offset(blk) (((blk)->mapped_page << PAGE_SHIFT) | ((blk)->mem.offset & (PAGE_SIZE - 1)))
852
853#define EMU10K1_MAX_TRAM_BLOCKS_PER_CODE 16
854
855typedef struct {
856 struct list_head list; /* list link container */
857 unsigned int vcount;
858 unsigned int count; /* count of GPR (1..16) */
859 unsigned char gpr[32]; /* GPR number(s) */
860 unsigned int value[32];
861 unsigned int min; /* minimum range */
862 unsigned int max; /* maximum range */
863 unsigned int translation; /* translation type (EMU10K1_GPR_TRANSLATION*) */
864 snd_kcontrol_t *kcontrol;
865} snd_emu10k1_fx8010_ctl_t;
866
867typedef void (snd_fx8010_irq_handler_t)(emu10k1_t *emu, void *private_data);
868
869typedef struct _snd_emu10k1_fx8010_irq {
870 struct _snd_emu10k1_fx8010_irq *next;
871 snd_fx8010_irq_handler_t *handler;
872 unsigned char gpr_running;
873 void *private_data;
874} snd_emu10k1_fx8010_irq_t;
875
876typedef struct {
877 unsigned int valid: 1,
878 opened: 1,
879 active: 1;
880 unsigned int channels; /* 16-bit channels count */
881 unsigned int tram_start; /* initial ring buffer position in TRAM (in samples) */
882 unsigned int buffer_size; /* count of buffered samples */
883 unsigned char gpr_size; /* GPR containing size of ring buffer in samples (host) */
884 unsigned char gpr_ptr; /* GPR containing current pointer in the ring buffer (host = reset, FX8010) */
885 unsigned char gpr_count; /* GPR containing count of samples between two interrupts (host) */
886 unsigned char gpr_tmpcount; /* GPR containing current count of samples to interrupt (host = set, FX8010) */
887 unsigned char gpr_trigger; /* GPR containing trigger (activate) information (host) */
888 unsigned char gpr_running; /* GPR containing info if PCM is running (FX8010) */
889 unsigned char etram[32]; /* external TRAM address & data */
890 unsigned int sw_data, hw_data;
891 unsigned int sw_io, hw_io;
892 unsigned int sw_ready, hw_ready;
893 unsigned int appl_ptr;
894 unsigned int tram_pos;
895 unsigned int tram_shift;
896 snd_emu10k1_fx8010_irq_t *irq;
897} snd_emu10k1_fx8010_pcm_t;
898
899typedef struct {
900 unsigned short fxbus_mask; /* used FX buses (bitmask) */
901 unsigned short extin_mask; /* used external inputs (bitmask) */
902 unsigned short extout_mask; /* used external outputs (bitmask) */
903 unsigned short pad1;
904 unsigned int itram_size; /* internal TRAM size in samples */
905 unsigned int etram_size; /* external TRAM size in samples */
906 void *etram_pages; /* allocated pages for external TRAM */
907 dma_addr_t etram_pages_dmaaddr;
908 unsigned int dbg; /* FX debugger register */
909 unsigned char name[128];
910 int gpr_size; /* size of allocated GPR controls */
911 int gpr_count; /* count of used kcontrols */
912 struct list_head gpr_ctl; /* GPR controls */
913 struct semaphore lock;
914 snd_emu10k1_fx8010_pcm_t pcm[8];
cad195a6 915 sndlock_t irq_lock;
558a398b
SS
916 snd_emu10k1_fx8010_irq_t *irq_handlers;
917} snd_emu10k1_fx8010_t;
918
919#define emu10k1_gpr_ctl(n) list_entry(n, snd_emu10k1_fx8010_ctl_t, list)
920
921typedef struct {
922 struct _snd_emu10k1 *emu;
923 snd_rawmidi_t *rmidi;
924 snd_rawmidi_substream_t *substream_input;
925 snd_rawmidi_substream_t *substream_output;
926 unsigned int midi_mode;
cad195a6
MD
927 sndlock_t input_lock;
928 sndlock_t output_lock;
929 sndlock_t open_lock;
558a398b
SS
930 int tx_enable, rx_enable;
931 int port;
932 int ipr_tx, ipr_rx;
933 void (*interrupt)(emu10k1_t *emu, unsigned int status);
934} emu10k1_midi_t;
935
936struct _snd_emu10k1 {
937 int irq;
938
939 unsigned long port; /* I/O port number */
940 struct resource *res_port;
941 int APS: 1, /* APS flag */
942 no_ac97: 1, /* no AC'97 */
943 tos_link: 1; /* tos link detected */
944 unsigned int audigy; /* is Audigy? */
945 unsigned int revision; /* chip revision */
946 unsigned int serial; /* serial number */
947 unsigned short model; /* subsystem id */
948 unsigned int card_type; /* EMU10K1_CARD_* */
949 unsigned int ecard_ctrl; /* ecard control bits */
950 unsigned long dma_mask; /* PCI DMA mask */
951 int max_cache_pages; /* max memory size / PAGE_SIZE */
952 void *silent_page; /* silent page */
953 dma_addr_t silent_page_dmaaddr;
954 volatile u32 *ptb_pages; /* page table pages */
955 dma_addr_t ptb_pages_dmaaddr;
956 snd_util_memhdr_t *memhdr; /* page allocation list */
957 emu10k1_memblk_t *reserved_page; /* reserved page */
958
959 struct list_head mapped_link_head;
960 struct list_head mapped_order_link_head;
961 void **page_ptr_table;
962 unsigned long *page_addr_table;
cad195a6 963 sndlock_t memblk_lock;
558a398b
SS
964
965 unsigned int spdif_bits[3]; /* s/pdif out setup */
966
967 snd_emu10k1_fx8010_t fx8010; /* FX8010 info */
968 int gpr_base;
969
970 ac97_t *ac97;
971
972 struct pci_dev *pci;
973 snd_card_t *card;
974 snd_pcm_t *pcm;
975 snd_pcm_t *pcm_mic;
976 snd_pcm_t *pcm_efx;
977 snd_pcm_t *pcm_fx8010;
978
cad195a6 979 sndlock_t synth_lock;
558a398b
SS
980 void *synth;
981 int (*get_synth_voice)(emu10k1_t *emu);
982
cad195a6
MD
983 sndlock_t reg_lock;
984 sndlock_t emu_lock;
985 sndlock_t voice_lock;
558a398b
SS
986 struct semaphore ptb_lock;
987
988 emu10k1_voice_t voices[64];
989 emu10k1_pcm_mixer_t pcm_mixer[32];
990 snd_kcontrol_t *ctl_send_routing;
991 snd_kcontrol_t *ctl_send_volume;
992 snd_kcontrol_t *ctl_attn;
993
994 void (*hwvol_interrupt)(emu10k1_t *emu, unsigned int status);
995 void (*capture_interrupt)(emu10k1_t *emu, unsigned int status);
996 void (*capture_mic_interrupt)(emu10k1_t *emu, unsigned int status);
997 void (*capture_efx_interrupt)(emu10k1_t *emu, unsigned int status);
998 void (*timer_interrupt)(emu10k1_t *emu);
999 void (*spdif_interrupt)(emu10k1_t *emu, unsigned int status);
1000 void (*dsp_interrupt)(emu10k1_t *emu);
1001
1002 snd_pcm_substream_t *pcm_capture_substream;
1003 snd_pcm_substream_t *pcm_capture_mic_substream;
1004 snd_pcm_substream_t *pcm_capture_efx_substream;
1005
1006 emu10k1_midi_t midi;
1007 emu10k1_midi_t midi2; /* for audigy */
1008
1009 unsigned int efx_voices_mask[2];
1010};
1011
1012int snd_emu10k1_create(snd_card_t * card,
1013 struct pci_dev *pci,
1014 unsigned short extin_mask,
1015 unsigned short extout_mask,
1016 long max_cache_bytes,
1017 int enable_ir,
1018 emu10k1_t ** remu);
1019
1020int snd_emu10k1_pcm(emu10k1_t * emu, int device, snd_pcm_t ** rpcm);
1021int snd_emu10k1_pcm_mic(emu10k1_t * emu, int device, snd_pcm_t ** rpcm);
1022int snd_emu10k1_pcm_efx(emu10k1_t * emu, int device, snd_pcm_t ** rpcm);
1023int snd_emu10k1_fx8010_pcm(emu10k1_t * emu, int device, snd_pcm_t ** rpcm);
1024int snd_emu10k1_mixer(emu10k1_t * emu);
1025int snd_emu10k1_fx8010_new(emu10k1_t *emu, int device, snd_hwdep_t ** rhwdep);
1026
1027irqreturn_t snd_emu10k1_interrupt(int irq, void *dev_id, struct pt_regs *regs);
1028
1029/* initialization */
1030void snd_emu10k1_voice_init(emu10k1_t * emu, int voice);
1031int snd_emu10k1_init_efx(emu10k1_t *emu);
1032void snd_emu10k1_free_efx(emu10k1_t *emu);
1033int snd_emu10k1_fx8010_tram_setup(emu10k1_t *emu, u32 size);
1034
1035/* I/O functions */
1036unsigned int snd_emu10k1_ptr_read(emu10k1_t * emu, unsigned int reg, unsigned int chn);
1037void snd_emu10k1_ptr_write(emu10k1_t *emu, unsigned int reg, unsigned int chn, unsigned int data);
1038void snd_emu10k1_efx_write(emu10k1_t *emu, unsigned int pc, unsigned int data);
1039unsigned int snd_emu10k1_efx_read(emu10k1_t *emu, unsigned int pc);
1040void snd_emu10k1_intr_enable(emu10k1_t *emu, unsigned int intrenb);
1041void snd_emu10k1_intr_disable(emu10k1_t *emu, unsigned int intrenb);
1042void snd_emu10k1_voice_intr_enable(emu10k1_t *emu, unsigned int voicenum);
1043void snd_emu10k1_voice_intr_disable(emu10k1_t *emu, unsigned int voicenum);
1044void snd_emu10k1_voice_intr_ack(emu10k1_t *emu, unsigned int voicenum);
1045void snd_emu10k1_voice_set_loop_stop(emu10k1_t *emu, unsigned int voicenum);
1046void snd_emu10k1_voice_clear_loop_stop(emu10k1_t *emu, unsigned int voicenum);
1047void snd_emu10k1_wait(emu10k1_t *emu, unsigned int wait);
1048static inline unsigned int snd_emu10k1_wc(emu10k1_t *emu) { return (inl(emu->port + WC) >> 6) & 0xfffff; }
1049unsigned short snd_emu10k1_ac97_read(ac97_t *ac97, unsigned short reg);
1050void snd_emu10k1_ac97_write(ac97_t *ac97, unsigned short reg, unsigned short data);
1051unsigned int snd_emu10k1_rate_to_pitch(unsigned int rate);
1052unsigned char snd_emu10k1_sum_vol_attn(unsigned int value);
1053
1054/* memory allocation */
1055snd_util_memblk_t *snd_emu10k1_alloc_pages(emu10k1_t *emu, snd_pcm_substream_t *substream);
1056int snd_emu10k1_free_pages(emu10k1_t *emu, snd_util_memblk_t *blk);
1057snd_util_memblk_t *snd_emu10k1_synth_alloc(emu10k1_t *emu, unsigned int size);
1058int snd_emu10k1_synth_free(emu10k1_t *emu, snd_util_memblk_t *blk);
1059int snd_emu10k1_synth_bzero(emu10k1_t *emu, snd_util_memblk_t *blk, int offset, int size);
1060int snd_emu10k1_synth_copy_from_user(emu10k1_t *emu, snd_util_memblk_t *blk, int offset, const char *data, int size);
1061int snd_emu10k1_memblk_map(emu10k1_t *emu, emu10k1_memblk_t *blk);
1062
1063/* voice allocation */
1064int snd_emu10k1_voice_alloc(emu10k1_t *emu, emu10k1_voice_type_t type, int pair, emu10k1_voice_t **rvoice);
1065int snd_emu10k1_voice_free(emu10k1_t *emu, emu10k1_voice_t *pvoice);
1066
1067/* MIDI uart */
1068int snd_emu10k1_midi(emu10k1_t * emu);
1069int snd_emu10k1_audigy_midi(emu10k1_t * emu);
1070
1071/* proc interface */
1072int snd_emu10k1_proc_init(emu10k1_t * emu);
1073
1074#endif /* __KERNEL__ */
1075
1076/*
1077 * ---- FX8010 ----
1078 */
1079
1080#define EMU10K1_CARD_CREATIVE 0x00000000
1081#define EMU10K1_CARD_EMUAPS 0x00000001
1082
1083#define EMU10K1_FX8010_PCM_COUNT 8
1084
1085/* instruction set */
1086#define iMAC0 0x00 /* R = A + (X * Y >> 31) ; saturation */
1087#define iMAC1 0x01 /* R = A + (-X * Y >> 31) ; saturation */
1088#define iMAC2 0x02 /* R = A + (X * Y >> 31) ; wraparound */
1089#define iMAC3 0x03 /* R = A + (-X * Y >> 31) ; wraparound */
1090#define iMACINT0 0x04 /* R = A + X * Y ; saturation */
1091#define iMACINT1 0x05 /* R = A + X * Y ; wraparound (31-bit) */
1092#define iACC3 0x06 /* R = A + X + Y ; saturation */
1093#define iMACMV 0x07 /* R = A, acc += X * Y >> 31 */
1094#define iANDXOR 0x08 /* R = (A & X) ^ Y */
1095#define iTSTNEG 0x09 /* R = (A >= Y) ? X : ~X */
1096#define iLIMITGE 0x0a /* R = (A >= Y) ? X : Y */
1097#define iLIMITLT 0x0b /* R = (A < Y) ? X : Y */
1098#define iLOG 0x0c /* R = linear_data, A (log_data), X (max_exp), Y (format_word) */
1099#define iEXP 0x0d /* R = log_data, A (linear_data), X (max_exp), Y (format_word) */
1100#define iINTERP 0x0e /* R = A + (X * (Y - A) >> 31) ; saturation */
1101#define iSKIP 0x0f /* R = A (cc_reg), X (count), Y (cc_test) */
1102
1103/* GPRs */
1104#define FXBUS(x) (0x00 + (x)) /* x = 0x00 - 0x0f */
1105#define EXTIN(x) (0x10 + (x)) /* x = 0x00 - 0x0f */
1106#define EXTOUT(x) (0x20 + (x)) /* x = 0x00 - 0x0f */
1107#define C_00000000 0x40
1108#define C_00000001 0x41
1109#define C_00000002 0x42
1110#define C_00000003 0x43
1111#define C_00000004 0x44
1112#define C_00000008 0x45
1113#define C_00000010 0x46
1114#define C_00000020 0x47
1115#define C_00000100 0x48
1116#define C_00010000 0x49
1117#define C_00080000 0x4a
1118#define C_10000000 0x4b
1119#define C_20000000 0x4c
1120#define C_40000000 0x4d
1121#define C_80000000 0x4e
1122#define C_7fffffff 0x4f
1123#define C_ffffffff 0x50
1124#define C_fffffffe 0x51
1125#define C_c0000000 0x52
1126#define C_4f1bbcdc 0x53
1127#define C_5a7ef9db 0x54
1128#define C_00100000 0x55 /* ?? */
1129#define GPR_ACCU 0x56 /* ACCUM, accumulator */
1130#define GPR_COND 0x57 /* CCR, condition register */
1131#define GPR_NOISE0 0x58 /* noise source */
1132#define GPR_NOISE1 0x59 /* noise source */
1133#define GPR_IRQ 0x5a /* IRQ register */
1134#define GPR_DBAC 0x5b /* TRAM Delay Base Address Counter */
1135#define GPR(x) (FXGPREGBASE + (x)) /* free GPRs: x = 0x00 - 0xff */
1136#define ITRAM_DATA(x) (TANKMEMDATAREGBASE + 0x00 + (x)) /* x = 0x00 - 0x7f */
1137#define ETRAM_DATA(x) (TANKMEMDATAREGBASE + 0x80 + (x)) /* x = 0x00 - 0x1f */
1138#define ITRAM_ADDR(x) (TANKMEMADDRREGBASE + 0x00 + (x)) /* x = 0x00 - 0x7f */
1139#define ETRAM_ADDR(x) (TANKMEMADDRREGBASE + 0x80 + (x)) /* x = 0x00 - 0x1f */
1140
1141#define A_FXBUS(x) (0x00 + (x)) /* x = 0x00 - 0x3f? */
1142#define A_EXTIN(x) (0x40 + (x)) /* x = 0x00 - 0x1f? */
1143#define A_EXTOUT(x) (0x60 + (x)) /* x = 0x00 - 0x1f? */
1144#define A_GPR(x) (A_FXGPREGBASE + (x))
1145
1146/* cc_reg constants */
1147#define CC_REG_NORMALIZED C_00000001
1148#define CC_REG_BORROW C_00000002
1149#define CC_REG_MINUS C_00000004
1150#define CC_REG_ZERO C_00000008
1151#define CC_REG_SATURATE C_00000010
1152#define CC_REG_NONZERO C_00000100
1153
1154/* FX buses */
1155#define FXBUS_PCM_LEFT 0x00
1156#define FXBUS_PCM_RIGHT 0x01
1157#define FXBUS_PCM_LEFT_REAR 0x02
1158#define FXBUS_PCM_RIGHT_REAR 0x03
1159#define FXBUS_MIDI_LEFT 0x04
1160#define FXBUS_MIDI_RIGHT 0x05
1161#define FXBUS_PCM_CENTER 0x06
1162#define FXBUS_PCM_LFE 0x07
1163#define FXBUS_PCM_LEFT_FRONT 0x08
1164#define FXBUS_PCM_RIGHT_FRONT 0x09
1165#define FXBUS_MIDI_REVERB 0x0c
1166#define FXBUS_MIDI_CHORUS 0x0d
1167#define FXBUS_PT_LEFT 0x14
1168#define FXBUS_PT_RIGHT 0x15
1169
1170/* Inputs */
1171#define EXTIN_AC97_L 0x00 /* AC'97 capture channel - left */
1172#define EXTIN_AC97_R 0x01 /* AC'97 capture channel - right */
1173#define EXTIN_SPDIF_CD_L 0x02 /* internal S/PDIF CD - onboard - left */
1174#define EXTIN_SPDIF_CD_R 0x03 /* internal S/PDIF CD - onboard - right */
1175#define EXTIN_ZOOM_L 0x04 /* Zoom Video I2S - left */
1176#define EXTIN_ZOOM_R 0x05 /* Zoom Video I2S - right */
1177#define EXTIN_TOSLINK_L 0x06 /* LiveDrive - TOSLink Optical - left */
1178#define EXTIN_TOSLINK_R 0x07 /* LiveDrive - TOSLink Optical - right */
1179#define EXTIN_LINE1_L 0x08 /* LiveDrive - Line/Mic 1 - left */
1180#define EXTIN_LINE1_R 0x09 /* LiveDrive - Line/Mic 1 - right */
1181#define EXTIN_COAX_SPDIF_L 0x0a /* LiveDrive - Coaxial S/PDIF - left */
1182#define EXTIN_COAX_SPDIF_R 0x0b /* LiveDrive - Coaxial S/PDIF - right */
1183#define EXTIN_LINE2_L 0x0c /* LiveDrive - Line/Mic 2 - left */
1184#define EXTIN_LINE2_R 0x0d /* LiveDrive - Line/Mic 2 - right */
1185
1186/* Outputs */
1187#define EXTOUT_AC97_L 0x00 /* AC'97 playback channel - left */
1188#define EXTOUT_AC97_R 0x01 /* AC'97 playback channel - right */
1189#define EXTOUT_TOSLINK_L 0x02 /* LiveDrive - TOSLink Optical - left */
1190#define EXTOUT_TOSLINK_R 0x03 /* LiveDrive - TOSLink Optical - right */
1191#define EXTOUT_CENTER 0x04 /* SB Live 5.1 - center */
1192#define EXTOUT_LFE 0x05 /* SB Live 5.1 - LFE */
1193#define EXTOUT_HEADPHONE_L 0x06 /* LiveDrive - Headphone - left */
1194#define EXTOUT_HEADPHONE_R 0x07 /* LiveDrive - Headphone - right */
1195#define EXTOUT_REAR_L 0x08 /* Rear channel - left */
1196#define EXTOUT_REAR_R 0x09 /* Rear channel - right */
1197#define EXTOUT_ADC_CAP_L 0x0a /* ADC Capture buffer - left */
1198#define EXTOUT_ADC_CAP_R 0x0b /* ADC Capture buffer - right */
1199#define EXTOUT_MIC_CAP 0x0c /* MIC Capture buffer */
1200#define EXTOUT_ACENTER 0x11 /* Analog Center */
1201#define EXTOUT_ALFE 0x12 /* Analog LFE */
1202
1203/* Audigy Inputs */
1204#define A_EXTIN_AC97_L 0x00 /* AC'97 capture channel - left */
1205#define A_EXTIN_AC97_R 0x01 /* AC'97 capture channel - right */
1206#define A_EXTIN_SPDIF_CD_L 0x02 /* digital CD left */
1207#define A_EXTIN_SPDIF_CD_R 0x03 /* digital CD left */
1208#define A_EXTIN_OPT_SPDIF_L 0x04 /* audigy drive Optical SPDIF - left */
1209#define A_EXTIN_OPT_SPDIF_R 0x05 /* right */
1210#define A_EXTIN_LINE2_L 0x08 /* audigy drive line2/mic2 - left */
1211#define A_EXTIN_LINE2_R 0x09 /* right */
1212#define A_EXTIN_ADC_L 0x0a /* Philips ADC - left */
1213#define A_EXTIN_ADC_R 0x0b /* right */
1214#define A_EXTIN_AUX2_L 0x0c /* audigy drive aux2 - left */
1215#define A_EXTIN_AUX2_R 0x0d /* - right */
1216
1217/* Audigiy Outputs */
1218#define A_EXTOUT_FRONT_L 0x00 /* digital front left */
1219#define A_EXTOUT_FRONT_R 0x01 /* right */
1220#define A_EXTOUT_CENTER 0x02 /* digital front center */
1221#define A_EXTOUT_LFE 0x03 /* digital front lfe */
1222#define A_EXTOUT_HEADPHONE_L 0x04 /* headphone audigy drive left */
1223#define A_EXTOUT_HEADPHONE_R 0x05 /* right */
1224#define A_EXTOUT_REAR_L 0x06 /* digital rear left */
1225#define A_EXTOUT_REAR_R 0x07 /* right */
1226#define A_EXTOUT_AFRONT_L 0x08 /* analog front left */
1227#define A_EXTOUT_AFRONT_R 0x09 /* right */
1228#define A_EXTOUT_ACENTER 0x0a /* analog center */
1229#define A_EXTOUT_ALFE 0x0b /* analog LFE */
1230/* 0x0c ?? */
1231/* 0x0d ?? */
1232#define A_EXTOUT_AREAR_L 0x0e /* analog rear left */
1233#define A_EXTOUT_AREAR_R 0x0f /* right */
1234#define A_EXTOUT_AC97_L 0x10 /* AC97 left (front) */
1235#define A_EXTOUT_AC97_R 0x11 /* right */
1236#define A_EXTOUT_ADC_CAP_L 0x16 /* ADC capture buffer left */
1237#define A_EXTOUT_ADC_CAP_R 0x17 /* right */
1238#define A_EXTOUT_MIC_CAP 0x18 /* Mic capture buffer */
1239
1240/* Audigy constants */
1241#define A_C_00000000 0xc0
1242#define A_C_00000001 0xc1
1243#define A_C_00000002 0xc2
1244#define A_C_00000003 0xc3
1245#define A_C_00000004 0xc4
1246#define A_C_00000008 0xc5
1247#define A_C_00000010 0xc6
1248#define A_C_00000020 0xc7
1249#define A_C_00000100 0xc8
1250#define A_C_00010000 0xc9
1251#define A_C_00000800 0xca
1252#define A_C_10000000 0xcb
1253#define A_C_20000000 0xcc
1254#define A_C_40000000 0xcd
1255#define A_C_80000000 0xce
1256#define A_C_7fffffff 0xcf
1257#define A_C_ffffffff 0xd0
1258#define A_C_fffffffe 0xd1
1259#define A_C_c0000000 0xd2
1260#define A_C_4f1bbcdc 0xd3
1261#define A_C_5a7ef9db 0xd4
1262#define A_C_00100000 0xd5
1263#define A_GPR_ACCU 0xd6 /* ACCUM, accumulator */
1264#define A_GPR_COND 0xd7 /* CCR, condition register */
1265/* 0xd8 = noise1 */
1266/* 0xd9 = noise2 */
1267
1268/* definitions for debug register */
1269#define EMU10K1_DBG_ZC 0x80000000 /* zero tram counter */
1270#define EMU10K1_DBG_SATURATION_OCCURED 0x02000000 /* saturation control */
1271#define EMU10K1_DBG_SATURATION_ADDR 0x01ff0000 /* saturation address */
1272#define EMU10K1_DBG_SINGLE_STEP 0x00008000 /* single step mode */
1273#define EMU10K1_DBG_STEP 0x00004000 /* start single step */
1274#define EMU10K1_DBG_CONDITION_CODE 0x00003e00 /* condition code */
1275#define EMU10K1_DBG_SINGLE_STEP_ADDR 0x000001ff /* single step address */
1276
1277/* tank memory address line */
1278#ifndef __KERNEL__
1279#define TANKMEMADDRREG_ADDR_MASK 0x000fffff /* 20 bit tank address field */
1280#define TANKMEMADDRREG_CLEAR 0x00800000 /* Clear tank memory */
1281#define TANKMEMADDRREG_ALIGN 0x00400000 /* Align read or write relative to tank access */
1282#define TANKMEMADDRREG_WRITE 0x00200000 /* Write to tank memory */
1283#define TANKMEMADDRREG_READ 0x00100000 /* Read from tank memory */
1284#endif
1285
1286typedef struct {
1287 unsigned int card; /* card type */
1288 unsigned int internal_tram_size; /* in samples */
1289 unsigned int external_tram_size; /* in samples */
1290 char fxbus_names[16][32]; /* names of FXBUSes */
1291 char extin_names[16][32]; /* names of external inputs */
1292 char extout_names[32][32]; /* names of external outputs */
1293 unsigned int gpr_controls; /* count of GPR controls */
1294} emu10k1_fx8010_info_t;
1295
1296#define EMU10K1_GPR_TRANSLATION_NONE 0
1297#define EMU10K1_GPR_TRANSLATION_TABLE100 1
1298#define EMU10K1_GPR_TRANSLATION_BASS 2
1299#define EMU10K1_GPR_TRANSLATION_TREBLE 3
1300#define EMU10K1_GPR_TRANSLATION_ONOFF 4
1301
1302typedef struct {
1303 snd_ctl_elem_id_t id; /* full control ID definition */
1304 unsigned int vcount; /* visible count */
1305 unsigned int count; /* count of GPR (1..16) */
1306 unsigned char gpr[32]; /* GPR number(s) */
1307 unsigned int value[32]; /* initial values */
1308 unsigned int min; /* minimum range */
1309 unsigned int max; /* maximum range */
1310 unsigned int translation; /* translation type (EMU10K1_GPR_TRANSLATION*) */
1311} emu10k1_fx8010_control_gpr_t;
1312
1313typedef struct {
1314 char name[128];
1315
1316 unsigned long gpr_valid[0x100/(sizeof(unsigned long)*8)]; /* bitmask of valid initializers */
1317 unsigned int gpr_map[0x100]; /* initializers */
1318
1319 unsigned int gpr_add_control_count; /* count of GPR controls to add/replace */
1320 emu10k1_fx8010_control_gpr_t *gpr_add_controls; /* GPR controls to add/replace */
1321
1322 unsigned int gpr_del_control_count; /* count of GPR controls to remove */
1323 snd_ctl_elem_id_t *gpr_del_controls; /* IDs of GPR controls to remove */
1324
1325 unsigned int gpr_list_control_count; /* count of GPR controls to list */
1326 unsigned int gpr_list_control_total; /* total count of GPR controls */
1327 emu10k1_fx8010_control_gpr_t *gpr_list_controls; /* listed GPR controls */
1328
1329 unsigned long tram_valid[0xa0/(sizeof(unsigned long)*8)]; /* bitmask of valid initializers */
1330 unsigned int tram_data_map[0xa0]; /* data initializers */
1331 unsigned int tram_addr_map[0xa0]; /* map initializers */
1332
1333 unsigned long code_valid[512/(sizeof(unsigned long)*8)]; /* bitmask of valid instructions */
1334 unsigned int code[512][2]; /* one instruction - 64 bits */
1335} emu10k1_fx8010_code_t;
1336
1337typedef struct {
1338 unsigned int address; /* 31.bit == 1 -> external TRAM */
1339 unsigned int size; /* size in samples (4 bytes) */
1340 unsigned int *samples; /* pointer to samples (20-bit) */
1341 /* NULL->clear memory */
1342} emu10k1_fx8010_tram_t;
1343
1344typedef struct {
1345 unsigned int substream; /* substream number */
1346 unsigned int res1; /* reserved */
1347 unsigned int channels; /* 16-bit channels count, zero = remove this substream */
1348 unsigned int tram_start; /* ring buffer position in TRAM (in samples) */
1349 unsigned int buffer_size; /* count of buffered samples */
1350 unsigned char gpr_size; /* GPR containing size of ringbuffer in samples (host) */
1351 unsigned char gpr_ptr; /* GPR containing current pointer in the ring buffer (host = reset, FX8010) */
1352 unsigned char gpr_count; /* GPR containing count of samples between two interrupts (host) */
1353 unsigned char gpr_tmpcount; /* GPR containing current count of samples to interrupt (host = set, FX8010) */
1354 unsigned char gpr_trigger; /* GPR containing trigger (activate) information (host) */
1355 unsigned char gpr_running; /* GPR containing info if PCM is running (FX8010) */
1356 unsigned char pad; /* reserved */
1357 unsigned char etram[32]; /* external TRAM address & data (one per channel) */
1358 unsigned int res2; /* reserved */
1359} emu10k1_fx8010_pcm_t;
1360
1361#define SNDRV_EMU10K1_IOCTL_INFO _IOR ('H', 0x10, emu10k1_fx8010_info_t)
1362#define SNDRV_EMU10K1_IOCTL_CODE_POKE _IOW ('H', 0x11, emu10k1_fx8010_code_t)
1363#define SNDRV_EMU10K1_IOCTL_CODE_PEEK _IOWR('H', 0x12, emu10k1_fx8010_code_t)
1364#define SNDRV_EMU10K1_IOCTL_TRAM_SETUP _IOW ('H', 0x20, int)
1365#define SNDRV_EMU10K1_IOCTL_TRAM_POKE _IOW ('H', 0x21, emu10k1_fx8010_tram_t)
1366#define SNDRV_EMU10K1_IOCTL_TRAM_PEEK _IOWR('H', 0x22, emu10k1_fx8010_tram_t)
1367#define SNDRV_EMU10K1_IOCTL_PCM_POKE _IOW ('H', 0x30, emu10k1_fx8010_pcm_t)
1368#define SNDRV_EMU10K1_IOCTL_PCM_PEEK _IOWR('H', 0x31, emu10k1_fx8010_pcm_t)
1369#define SNDRV_EMU10K1_IOCTL_STOP _IO ('H', 0x80)
1370#define SNDRV_EMU10K1_IOCTL_CONTINUE _IO ('H', 0x81)
1371#define SNDRV_EMU10K1_IOCTL_ZERO_TRAM_COUNTER _IO ('H', 0x82)
1372#define SNDRV_EMU10K1_IOCTL_SINGLE_STEP _IOW ('H', 0x83, int)
1373#define SNDRV_EMU10K1_IOCTL_DBG_READ _IOR ('H', 0x84, int)
1374
1375#endif /* __SOUND_EMU10K1_H */