bge: Add missing bit of commit f47afe1
[dragonfly.git] / sys / dev / netif / bge / if_bge.c
CommitLineData
984263bc
MD
1/*
2 * Copyright (c) 2001 Wind River Systems
3 * Copyright (c) 1997, 1998, 1999, 2001
4 * Bill Paul <wpaul@windriver.com>. All rights reserved.
5 *
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions
8 * are met:
9 * 1. Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * 2. Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
14 * 3. All advertising materials mentioning features or use of this software
15 * must display the following acknowledgement:
16 * This product includes software developed by Bill Paul.
17 * 4. Neither the name of the author nor the names of any co-contributors
18 * may be used to endorse or promote products derived from this software
19 * without specific prior written permission.
20 *
21 * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND
22 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24 * ARE DISCLAIMED. IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD
25 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
31 * THE POSSIBILITY OF SUCH DAMAGE.
32 *
011c0f93 33 * $FreeBSD: src/sys/dev/bge/if_bge.c,v 1.3.2.39 2005/07/03 03:41:18 silby Exp $
984263bc
MD
34 */
35
36/*
37 * Broadcom BCM570x family gigabit ethernet driver for FreeBSD.
38 *
39 * Written by Bill Paul <wpaul@windriver.com>
40 * Senior Engineer, Wind River Systems
41 */
42
43/*
44 * The Broadcom BCM5700 is based on technology originally developed by
45 * Alteon Networks as part of the Tigon I and Tigon II gigabit ethernet
46 * MAC chips. The BCM5700, sometimes refered to as the Tigon III, has
47 * two on-board MIPS R4000 CPUs and can have as much as 16MB of external
48 * SSRAM. The BCM5700 supports TCP, UDP and IP checksum offload, jumbo
49 * frames, highly configurable RX filtering, and 16 RX and TX queues
50 * (which, along with RX filter rules, can be used for QOS applications).
51 * Other features, such as TCP segmentation, may be available as part
52 * of value-added firmware updates. Unlike the Tigon I and Tigon II,
53 * firmware images can be stored in hardware and need not be compiled
54 * into the driver.
55 *
56 * The BCM5700 supports the PCI v2.2 and PCI-X v1.0 standards, and will
57 * function in a 32-bit/64-bit 33/66Mhz bus, or a 64-bit/133Mhz bus.
58 *
59 * The BCM5701 is a single-chip solution incorporating both the BCM5700
60 * MAC and a BCM5401 10/100/1000 PHY. Unlike the BCM5700, the BCM5701
61 * does not support external SSRAM.
62 *
63 * Broadcom also produces a variation of the BCM5700 under the "Altima"
64 * brand name, which is functionally similar but lacks PCI-X support.
65 *
66 * Without external SSRAM, you can only have at most 4 TX rings,
67 * and the use of the mini RX ring is disabled. This seems to imply
68 * that these features are simply not available on the BCM5701. As a
69 * result, this driver does not implement any support for the mini RX
70 * ring.
71 */
72
315fe0ee 73#include "opt_polling.h"
a7db2caa 74
984263bc 75#include <sys/param.h>
62be1357 76#include <sys/bus.h>
20c9a969 77#include <sys/endian.h>
62be1357 78#include <sys/kernel.h>
6b880771 79#include <sys/ktr.h>
9db4b353 80#include <sys/interrupt.h>
984263bc
MD
81#include <sys/mbuf.h>
82#include <sys/malloc.h>
984263bc 83#include <sys/queue.h>
62be1357 84#include <sys/rman.h>
16dca0df 85#include <sys/serialize.h>
62be1357
SZ
86#include <sys/socket.h>
87#include <sys/sockio.h>
055d06f0 88#include <sys/sysctl.h>
984263bc 89
62be1357
SZ
90#include <net/bpf.h>
91#include <net/ethernet.h>
984263bc
MD
92#include <net/if.h>
93#include <net/if_arp.h>
984263bc
MD
94#include <net/if_dl.h>
95#include <net/if_media.h>
984263bc 96#include <net/if_types.h>
62be1357 97#include <net/ifq_var.h>
1f2de5d4 98#include <net/vlan/if_vlan_var.h>
b637f170 99#include <net/vlan/if_vlan_ether.h>
984263bc 100
1f2de5d4
MD
101#include <dev/netif/mii_layer/mii.h>
102#include <dev/netif/mii_layer/miivar.h>
1f2de5d4 103#include <dev/netif/mii_layer/brgphyreg.h>
984263bc 104
f952ab63 105#include <bus/pci/pcidevs.h>
1f2de5d4
MD
106#include <bus/pci/pcireg.h>
107#include <bus/pci/pcivar.h>
984263bc 108
62be1357
SZ
109#include <dev/netif/bge/if_bgereg.h>
110
111/* "device miibus" required. See GENERIC if you get errors here. */
112#include "miibus_if.h"
984263bc
MD
113
114#define BGE_CSUM_FEATURES (CSUM_IP | CSUM_TCP | CSUM_UDP)
cb623c48 115#define BGE_MIN_FRAME 60
984263bc 116
d265721a 117static const struct bge_type bge_devs[] = {
0ecb11d7
SZ
118 { PCI_VENDOR_3COM, PCI_PRODUCT_3COM_3C996,
119 "3COM 3C996 Gigabit Ethernet" },
120
f952ab63 121 { PCI_VENDOR_ALTEON, PCI_PRODUCT_ALTEON_BCM5700,
9a6ee7e2
JS
122 "Alteon BCM5700 Gigabit Ethernet" },
123 { PCI_VENDOR_ALTEON, PCI_PRODUCT_ALTEON_BCM5701,
124 "Alteon BCM5701 Gigabit Ethernet" },
0ecb11d7
SZ
125
126 { PCI_VENDOR_ALTIMA, PCI_PRODUCT_ALTIMA_AC1000,
127 "Altima AC1000 Gigabit Ethernet" },
128 { PCI_VENDOR_ALTIMA, PCI_PRODUCT_ALTIMA_AC1001,
129 "Altima AC1002 Gigabit Ethernet" },
130 { PCI_VENDOR_ALTIMA, PCI_PRODUCT_ALTIMA_AC9100,
131 "Altima AC9100 Gigabit Ethernet" },
132
133 { PCI_VENDOR_APPLE, PCI_PRODUCT_APPLE_BCM5701,
134 "Apple BCM5701 Gigabit Ethernet" },
135
f952ab63 136 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5700,
984263bc 137 "Broadcom BCM5700 Gigabit Ethernet" },
f952ab63 138 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5701,
984263bc 139 "Broadcom BCM5701 Gigabit Ethernet" },
0ecb11d7
SZ
140 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5702,
141 "Broadcom BCM5702 Gigabit Ethernet" },
f952ab63 142 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5702X,
984263bc 143 "Broadcom BCM5702X Gigabit Ethernet" },
9a6ee7e2
JS
144 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5702_ALT,
145 "Broadcom BCM5702 Gigabit Ethernet" },
0ecb11d7
SZ
146 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5703,
147 "Broadcom BCM5703 Gigabit Ethernet" },
f952ab63
JS
148 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5703X,
149 "Broadcom BCM5703X Gigabit Ethernet" },
9a6ee7e2
JS
150 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5703A3,
151 "Broadcom BCM5703 Gigabit Ethernet" },
f952ab63 152 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5704C,
984263bc 153 "Broadcom BCM5704C Dual Gigabit Ethernet" },
f952ab63 154 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5704S,
984263bc 155 "Broadcom BCM5704S Dual Gigabit Ethernet" },
0ecb11d7
SZ
156 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5704S_ALT,
157 "Broadcom BCM5704S Dual Gigabit Ethernet" },
f952ab63 158 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5705,
7e40b8c5 159 "Broadcom BCM5705 Gigabit Ethernet" },
0ecb11d7
SZ
160 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5705F,
161 "Broadcom BCM5705F Gigabit Ethernet" },
9a6ee7e2
JS
162 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5705K,
163 "Broadcom BCM5705K Gigabit Ethernet" },
f952ab63 164 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5705M,
7e40b8c5 165 "Broadcom BCM5705M Gigabit Ethernet" },
9a6ee7e2 166 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5705M_ALT,
7e40b8c5 167 "Broadcom BCM5705M Gigabit Ethernet" },
92decf65 168 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5714,
9a6ee7e2 169 "Broadcom BCM5714C Gigabit Ethernet" },
0ecb11d7
SZ
170 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5714S,
171 "Broadcom BCM5714S Gigabit Ethernet" },
172 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5715,
173 "Broadcom BCM5715 Gigabit Ethernet" },
174 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5715S,
175 "Broadcom BCM5715S Gigabit Ethernet" },
176 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5720,
177 "Broadcom BCM5720 Gigabit Ethernet" },
9a6ee7e2
JS
178 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5721,
179 "Broadcom BCM5721 Gigabit Ethernet" },
0ecb11d7
SZ
180 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5722,
181 "Broadcom BCM5722 Gigabit Ethernet" },
f47afe1a
MN
182 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5723,
183 "Broadcom BCM5723 Gigabit Ethernet" },
9a6ee7e2
JS
184 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5750,
185 "Broadcom BCM5750 Gigabit Ethernet" },
186 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5750M,
187 "Broadcom BCM5750M Gigabit Ethernet" },
b7bef88c
JS
188 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5751,
189 "Broadcom BCM5751 Gigabit Ethernet" },
0ecb11d7
SZ
190 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5751F,
191 "Broadcom BCM5751F Gigabit Ethernet" },
9a6ee7e2
JS
192 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5751M,
193 "Broadcom BCM5751M Gigabit Ethernet" },
bae5fe9a
SZ
194 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5752,
195 "Broadcom BCM5752 Gigabit Ethernet" },
0ecb11d7
SZ
196 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5752M,
197 "Broadcom BCM5752M Gigabit Ethernet" },
198 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5753,
199 "Broadcom BCM5753 Gigabit Ethernet" },
200 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5753F,
201 "Broadcom BCM5753F Gigabit Ethernet" },
202 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5753M,
203 "Broadcom BCM5753M Gigabit Ethernet" },
204 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5754,
205 "Broadcom BCM5754 Gigabit Ethernet" },
206 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5754M,
207 "Broadcom BCM5754M Gigabit Ethernet" },
208 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5755,
209 "Broadcom BCM5755 Gigabit Ethernet" },
210 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5755M,
211 "Broadcom BCM5755M Gigabit Ethernet" },
212 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5756,
213 "Broadcom BCM5756 Gigabit Ethernet" },
f47afe1a
MN
214 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5761,
215 "Broadcom BCM5761 Gigabit Ethernet" },
216 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5761E,
217 "Broadcom BCM5761E Gigabit Ethernet" },
218 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5761S,
219 "Broadcom BCM5761S Gigabit Ethernet" },
220 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5761SE,
221 "Broadcom BCM5761SE Gigabit Ethernet" },
222 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5764,
223 "Broadcom BCM5764 Gigabit Ethernet" },
0ecb11d7
SZ
224 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5780,
225 "Broadcom BCM5780 Gigabit Ethernet" },
226 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5780S,
227 "Broadcom BCM5780S Gigabit Ethernet" },
228 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5781,
229 "Broadcom BCM5781 Gigabit Ethernet" },
f952ab63 230 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5782,
7e40b8c5 231 "Broadcom BCM5782 Gigabit Ethernet" },
f47afe1a
MN
232 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5784,
233 "Broadcom BCM5784 Gigabit Ethernet" },
234 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5785F,
235 "Broadcom BCM5785F Gigabit Ethernet" },
236 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5785G,
237 "Broadcom BCM5785G Gigabit Ethernet" },
0ecb11d7
SZ
238 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5786,
239 "Broadcom BCM5786 Gigabit Ethernet" },
240 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5787,
241 "Broadcom BCM5787 Gigabit Ethernet" },
242 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5787F,
243 "Broadcom BCM5787F Gigabit Ethernet" },
244 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5787M,
245 "Broadcom BCM5787M Gigabit Ethernet" },
9a6ee7e2 246 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5788,
f952ab63 247 "Broadcom BCM5788 Gigabit Ethernet" },
9a6ee7e2
JS
248 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5789,
249 "Broadcom BCM5789 Gigabit Ethernet" },
f952ab63
JS
250 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5901,
251 "Broadcom BCM5901 Fast Ethernet" },
252 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5901A2,
253 "Broadcom BCM5901A2 Fast Ethernet" },
0ecb11d7
SZ
254 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5903M,
255 "Broadcom BCM5903M Fast Ethernet" },
591dfc77
SZ
256 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5906,
257 "Broadcom BCM5906 Fast Ethernet"},
258 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM5906M,
259 "Broadcom BCM5906M Fast Ethernet"},
f47afe1a
MN
260 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM57760,
261 "Broadcom BCM57760 Gigabit Ethernet"},
262 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM57780,
263 "Broadcom BCM57780 Gigabit Ethernet"},
264 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM57788,
265 "Broadcom BCM57788 Gigabit Ethernet"},
266 { PCI_VENDOR_BROADCOM, PCI_PRODUCT_BROADCOM_BCM57790,
267 "Broadcom BCM57790 Gigabit Ethernet"},
f952ab63 268 { PCI_VENDOR_SCHNEIDERKOCH, PCI_PRODUCT_SCHNEIDERKOCH_SK_9DX1,
984263bc 269 "SysKonnect Gigabit Ethernet" },
0ecb11d7 270
984263bc
MD
271 { 0, 0, NULL }
272};
273
0ecb11d7
SZ
274#define BGE_IS_JUMBO_CAPABLE(sc) ((sc)->bge_flags & BGE_FLAG_JUMBO)
275#define BGE_IS_5700_FAMILY(sc) ((sc)->bge_flags & BGE_FLAG_5700_FAMILY)
276#define BGE_IS_5705_PLUS(sc) ((sc)->bge_flags & BGE_FLAG_5705_PLUS)
277#define BGE_IS_5714_FAMILY(sc) ((sc)->bge_flags & BGE_FLAG_5714_FAMILY)
278#define BGE_IS_575X_PLUS(sc) ((sc)->bge_flags & BGE_FLAG_575X_PLUS)
f47afe1a 279#define BGE_IS_5755_PLUS(sc) ((sc)->bge_flags & BGE_FLAG_5755_PLUS)
0ecb11d7 280
591dfc77
SZ
281typedef int (*bge_eaddr_fcn_t)(struct bge_softc *, uint8_t[]);
282
33c39a69
JS
283static int bge_probe(device_t);
284static int bge_attach(device_t);
285static int bge_detach(device_t);
33c39a69
JS
286static void bge_txeof(struct bge_softc *);
287static void bge_rxeof(struct bge_softc *);
288
289static void bge_tick(void *);
290static void bge_stats_update(struct bge_softc *);
291static void bge_stats_update_regs(struct bge_softc *);
4a607ed6 292static int bge_encap(struct bge_softc *, struct mbuf **, uint32_t *);
33c39a69 293
315fe0ee
MD
294#ifdef DEVICE_POLLING
295static void bge_poll(struct ifnet *ifp, enum poll_cmd cmd, int count);
296#endif
33c39a69 297static void bge_intr(void *);
ba39cc82
SZ
298static void bge_enable_intr(struct bge_softc *);
299static void bge_disable_intr(struct bge_softc *);
33c39a69
JS
300static void bge_start(struct ifnet *);
301static int bge_ioctl(struct ifnet *, u_long, caddr_t, struct ucred *);
302static void bge_init(void *);
303static void bge_stop(struct bge_softc *);
304static void bge_watchdog(struct ifnet *);
305static void bge_shutdown(device_t);
aa65409c
SZ
306static int bge_suspend(device_t);
307static int bge_resume(device_t);
33c39a69
JS
308static int bge_ifmedia_upd(struct ifnet *);
309static void bge_ifmedia_sts(struct ifnet *, struct ifmediareq *);
310
591dfc77
SZ
311static uint8_t bge_nvram_getbyte(struct bge_softc *, int, uint8_t *);
312static int bge_read_nvram(struct bge_softc *, caddr_t, int, int);
313
33c39a69
JS
314static uint8_t bge_eeprom_getbyte(struct bge_softc *, uint32_t, uint8_t *);
315static int bge_read_eeprom(struct bge_softc *, caddr_t, uint32_t, size_t);
316
33c39a69 317static void bge_setmulti(struct bge_softc *);
6439b28a 318static void bge_setpromisc(struct bge_softc *);
33c39a69 319
33c39a69
JS
320static int bge_alloc_jumbo_mem(struct bge_softc *);
321static void bge_free_jumbo_mem(struct bge_softc *);
2aa9b12f
JS
322static struct bge_jslot
323 *bge_jalloc(struct bge_softc *);
324static void bge_jfree(void *);
325static void bge_jref(void *);
1436f9a0
SZ
326static int bge_newbuf_std(struct bge_softc *, int, int);
327static int bge_newbuf_jumbo(struct bge_softc *, int, int);
328static void bge_setup_rxdesc_std(struct bge_softc *, int);
329static void bge_setup_rxdesc_jumbo(struct bge_softc *, int);
33c39a69
JS
330static int bge_init_rx_ring_std(struct bge_softc *);
331static void bge_free_rx_ring_std(struct bge_softc *);
332static int bge_init_rx_ring_jumbo(struct bge_softc *);
333static void bge_free_rx_ring_jumbo(struct bge_softc *);
334static void bge_free_tx_ring(struct bge_softc *);
335static int bge_init_tx_ring(struct bge_softc *);
336
337static int bge_chipinit(struct bge_softc *);
338static int bge_blockinit(struct bge_softc *);
984263bc 339
33c39a69
JS
340static uint32_t bge_readmem_ind(struct bge_softc *, uint32_t);
341static void bge_writemem_ind(struct bge_softc *, uint32_t, uint32_t);
984263bc 342#ifdef notdef
33c39a69 343static uint32_t bge_readreg_ind(struct bge_softc *, uint32_t);
984263bc 344#endif
33c39a69 345static void bge_writereg_ind(struct bge_softc *, uint32_t, uint32_t);
0ecb11d7 346static void bge_writemem_direct(struct bge_softc *, uint32_t, uint32_t);
591dfc77 347static void bge_writembx(struct bge_softc *, int, int);
984263bc 348
33c39a69
JS
349static int bge_miibus_readreg(device_t, int, int);
350static int bge_miibus_writereg(device_t, int, int, int);
351static void bge_miibus_statchg(device_t);
db861466
SZ
352static void bge_bcm5700_link_upd(struct bge_softc *, uint32_t);
353static void bge_tbi_link_upd(struct bge_softc *, uint32_t);
354static void bge_copper_link_upd(struct bge_softc *, uint32_t);
984263bc 355
33c39a69 356static void bge_reset(struct bge_softc *);
984263bc 357
20c9a969
SZ
358static int bge_dma_alloc(struct bge_softc *);
359static void bge_dma_free(struct bge_softc *);
360static int bge_dma_block_alloc(struct bge_softc *, bus_size_t,
361 bus_dma_tag_t *, bus_dmamap_t *,
362 void **, bus_addr_t *);
363static void bge_dma_block_free(bus_dma_tag_t, bus_dmamap_t, void *);
364
591dfc77
SZ
365static int bge_get_eaddr_mem(struct bge_softc *, uint8_t[]);
366static int bge_get_eaddr_nvram(struct bge_softc *, uint8_t[]);
367static int bge_get_eaddr_eeprom(struct bge_softc *, uint8_t[]);
368static int bge_get_eaddr(struct bge_softc *, uint8_t[]);
369
055d06f0
SZ
370static void bge_coal_change(struct bge_softc *);
371static int bge_sysctl_rx_coal_ticks(SYSCTL_HANDLER_ARGS);
372static int bge_sysctl_tx_coal_ticks(SYSCTL_HANDLER_ARGS);
373static int bge_sysctl_rx_max_coal_bds(SYSCTL_HANDLER_ARGS);
374static int bge_sysctl_tx_max_coal_bds(SYSCTL_HANDLER_ARGS);
375static int bge_sysctl_coal_chg(SYSCTL_HANDLER_ARGS, uint32_t *, uint32_t);
376
5c56d5d8
SZ
377/*
378 * Set following tunable to 1 for some IBM blade servers with the DNLK
379 * switch module. Auto negotiation is broken for those configurations.
380 */
381static int bge_fake_autoneg = 0;
382TUNABLE_INT("hw.bge.fake_autoneg", &bge_fake_autoneg);
383
055d06f0 384/* Interrupt moderation control variables. */
61b4fa0a 385static int bge_rx_coal_ticks = 100; /* usec */
83015dae 386static int bge_tx_coal_ticks = 1023; /* usec */
b02a2d90 387static int bge_rx_max_coal_bds = 80;
77dee542 388static int bge_tx_max_coal_bds = 128;
055d06f0
SZ
389
390TUNABLE_INT("hw.bge.rx_coal_ticks", &bge_rx_coal_ticks);
391TUNABLE_INT("hw.bge.tx_coal_ticks", &bge_tx_coal_ticks);
392TUNABLE_INT("hw.bge.rx_max_coal_bds", &bge_rx_max_coal_bds);
393TUNABLE_INT("hw.bge.tx_max_coal_bds", &bge_tx_max_coal_bds);
394
6b880771
SZ
395#if !defined(KTR_IF_BGE)
396#define KTR_IF_BGE KTR_ALL
397#endif
398KTR_INFO_MASTER(if_bge);
5bf48697
AE
399KTR_INFO(KTR_IF_BGE, if_bge, intr, 0, "intr");
400KTR_INFO(KTR_IF_BGE, if_bge, rx_pkt, 1, "rx_pkt");
401KTR_INFO(KTR_IF_BGE, if_bge, tx_pkt, 2, "tx_pkt");
6b880771
SZ
402#define logif(name) KTR_LOG(if_bge_ ## name)
403
984263bc
MD
404static device_method_t bge_methods[] = {
405 /* Device interface */
406 DEVMETHOD(device_probe, bge_probe),
407 DEVMETHOD(device_attach, bge_attach),
408 DEVMETHOD(device_detach, bge_detach),
409 DEVMETHOD(device_shutdown, bge_shutdown),
aa65409c
SZ
410 DEVMETHOD(device_suspend, bge_suspend),
411 DEVMETHOD(device_resume, bge_resume),
984263bc
MD
412
413 /* bus interface */
414 DEVMETHOD(bus_print_child, bus_generic_print_child),
415 DEVMETHOD(bus_driver_added, bus_generic_driver_added),
416
417 /* MII interface */
418 DEVMETHOD(miibus_readreg, bge_miibus_readreg),
419 DEVMETHOD(miibus_writereg, bge_miibus_writereg),
420 DEVMETHOD(miibus_statchg, bge_miibus_statchg),
421
422 { 0, 0 }
423};
424
33c39a69 425static DEFINE_CLASS_0(bge, bge_driver, bge_methods, sizeof(struct bge_softc));
984263bc
MD
426static devclass_t bge_devclass;
427
32832096 428DECLARE_DUMMY_MODULE(if_bge);
aa2b9d05
SW
429DRIVER_MODULE(if_bge, pci, bge_driver, bge_devclass, NULL, NULL);
430DRIVER_MODULE(miibus, bge, miibus_driver, miibus_devclass, NULL, NULL);
984263bc 431
33c39a69
JS
432static uint32_t
433bge_readmem_ind(struct bge_softc *sc, uint32_t off)
984263bc 434{
33c39a69 435 device_t dev = sc->bge_dev;
0ecb11d7 436 uint32_t val;
984263bc
MD
437
438 pci_write_config(dev, BGE_PCI_MEMWIN_BASEADDR, off, 4);
0ecb11d7
SZ
439 val = pci_read_config(dev, BGE_PCI_MEMWIN_DATA, 4);
440 pci_write_config(dev, BGE_PCI_MEMWIN_BASEADDR, 0, 4);
441 return (val);
984263bc
MD
442}
443
444static void
33c39a69 445bge_writemem_ind(struct bge_softc *sc, uint32_t off, uint32_t val)
984263bc 446{
33c39a69 447 device_t dev = sc->bge_dev;
984263bc
MD
448
449 pci_write_config(dev, BGE_PCI_MEMWIN_BASEADDR, off, 4);
450 pci_write_config(dev, BGE_PCI_MEMWIN_DATA, val, 4);
0ecb11d7 451 pci_write_config(dev, BGE_PCI_MEMWIN_BASEADDR, 0, 4);
984263bc
MD
452}
453
454#ifdef notdef
33c39a69
JS
455static uint32_t
456bge_readreg_ind(struct bge_softc *sc, uin32_t off)
984263bc 457{
33c39a69 458 device_t dev = sc->bge_dev;
984263bc
MD
459
460 pci_write_config(dev, BGE_PCI_REG_BASEADDR, off, 4);
461 return(pci_read_config(dev, BGE_PCI_REG_DATA, 4));
462}
463#endif
464
465static void
33c39a69 466bge_writereg_ind(struct bge_softc *sc, uint32_t off, uint32_t val)
984263bc 467{
33c39a69 468 device_t dev = sc->bge_dev;
984263bc
MD
469
470 pci_write_config(dev, BGE_PCI_REG_BASEADDR, off, 4);
471 pci_write_config(dev, BGE_PCI_REG_DATA, val, 4);
984263bc
MD
472}
473
0ecb11d7
SZ
474static void
475bge_writemem_direct(struct bge_softc *sc, uint32_t off, uint32_t val)
476{
477 CSR_WRITE_4(sc, off, val);
478}
479
591dfc77
SZ
480static void
481bge_writembx(struct bge_softc *sc, int off, int val)
482{
483 if (sc->bge_asicrev == BGE_ASICREV_BCM5906)
484 off += BGE_LPMBX_IRQ0_HI - BGE_MBX_IRQ0_HI;
485
486 CSR_WRITE_4(sc, off, val);
487}
488
489static uint8_t
490bge_nvram_getbyte(struct bge_softc *sc, int addr, uint8_t *dest)
491{
492 uint32_t access, byte = 0;
493 int i;
494
495 /* Lock. */
496 CSR_WRITE_4(sc, BGE_NVRAM_SWARB, BGE_NVRAMSWARB_SET1);
497 for (i = 0; i < 8000; i++) {
498 if (CSR_READ_4(sc, BGE_NVRAM_SWARB) & BGE_NVRAMSWARB_GNT1)
499 break;
500 DELAY(20);
501 }
502 if (i == 8000)
503 return (1);
504
505 /* Enable access. */
506 access = CSR_READ_4(sc, BGE_NVRAM_ACCESS);
507 CSR_WRITE_4(sc, BGE_NVRAM_ACCESS, access | BGE_NVRAMACC_ENABLE);
508
509 CSR_WRITE_4(sc, BGE_NVRAM_ADDR, addr & 0xfffffffc);
510 CSR_WRITE_4(sc, BGE_NVRAM_CMD, BGE_NVRAM_READCMD);
511 for (i = 0; i < BGE_TIMEOUT * 10; i++) {
512 DELAY(10);
513 if (CSR_READ_4(sc, BGE_NVRAM_CMD) & BGE_NVRAMCMD_DONE) {
514 DELAY(10);
515 break;
516 }
517 }
518
519 if (i == BGE_TIMEOUT * 10) {
520 if_printf(&sc->arpcom.ac_if, "nvram read timed out\n");
521 return (1);
522 }
523
524 /* Get result. */
525 byte = CSR_READ_4(sc, BGE_NVRAM_RDDATA);
526
527 *dest = (bswap32(byte) >> ((addr % 4) * 8)) & 0xFF;
528
529 /* Disable access. */
530 CSR_WRITE_4(sc, BGE_NVRAM_ACCESS, access);
531
532 /* Unlock. */
533 CSR_WRITE_4(sc, BGE_NVRAM_SWARB, BGE_NVRAMSWARB_CLR1);
534 CSR_READ_4(sc, BGE_NVRAM_SWARB);
535
536 return (0);
537}
538
539/*
540 * Read a sequence of bytes from NVRAM.
541 */
542static int
543bge_read_nvram(struct bge_softc *sc, caddr_t dest, int off, int cnt)
544{
545 int err = 0, i;
546 uint8_t byte = 0;
547
548 if (sc->bge_asicrev != BGE_ASICREV_BCM5906)
549 return (1);
550
551 for (i = 0; i < cnt; i++) {
552 err = bge_nvram_getbyte(sc, off + i, &byte);
553 if (err)
554 break;
555 *(dest + i) = byte;
556 }
557
558 return (err ? 1 : 0);
559}
560
984263bc
MD
561/*
562 * Read a byte of data stored in the EEPROM at address 'addr.' The
563 * BCM570x supports both the traditional bitbang interface and an
564 * auto access interface for reading the EEPROM. We use the auto
565 * access method.
566 */
33c39a69
JS
567static uint8_t
568bge_eeprom_getbyte(struct bge_softc *sc, uint32_t addr, uint8_t *dest)
984263bc
MD
569{
570 int i;
33c39a69 571 uint32_t byte = 0;
984263bc
MD
572
573 /*
574 * Enable use of auto EEPROM access so we can avoid
575 * having to use the bitbang method.
576 */
577 BGE_SETBIT(sc, BGE_MISC_LOCAL_CTL, BGE_MLC_AUTO_EEPROM);
578
579 /* Reset the EEPROM, load the clock period. */
580 CSR_WRITE_4(sc, BGE_EE_ADDR,
581 BGE_EEADDR_RESET|BGE_EEHALFCLK(BGE_HALFCLK_384SCL));
582 DELAY(20);
583
584 /* Issue the read EEPROM command. */
585 CSR_WRITE_4(sc, BGE_EE_ADDR, BGE_EE_READCMD | addr);
586
587 /* Wait for completion */
588 for(i = 0; i < BGE_TIMEOUT * 10; i++) {
589 DELAY(10);
590 if (CSR_READ_4(sc, BGE_EE_ADDR) & BGE_EEADDR_DONE)
591 break;
592 }
593
594 if (i == BGE_TIMEOUT) {
c6fd6f3b 595 if_printf(&sc->arpcom.ac_if, "eeprom read timed out\n");
7b47d9c2 596 return(1);
984263bc
MD
597 }
598
599 /* Get result. */
600 byte = CSR_READ_4(sc, BGE_EE_DATA);
601
602 *dest = (byte >> ((addr % 4) * 8)) & 0xFF;
603
604 return(0);
605}
606
607/*
608 * Read a sequence of bytes from the EEPROM.
609 */
610static int
33c39a69 611bge_read_eeprom(struct bge_softc *sc, caddr_t dest, uint32_t off, size_t len)
984263bc 612{
33c39a69
JS
613 size_t i;
614 int err;
615 uint8_t byte;
984263bc 616
33c39a69 617 for (byte = 0, err = 0, i = 0; i < len; i++) {
984263bc
MD
618 err = bge_eeprom_getbyte(sc, off + i, &byte);
619 if (err)
620 break;
621 *(dest + i) = byte;
622 }
623
624 return(err ? 1 : 0);
625}
626
627static int
33c39a69 628bge_miibus_readreg(device_t dev, int phy, int reg)
984263bc 629{
f7a1f3ba
SZ
630 struct bge_softc *sc = device_get_softc(dev);
631 struct ifnet *ifp = &sc->arpcom.ac_if;
33c39a69 632 uint32_t val, autopoll;
984263bc
MD
633 int i;
634
7e40b8c5
HP
635 /*
636 * Broadcom's own driver always assumes the internal
637 * PHY is at GMII address 1. On some chips, the PHY responds
638 * to accesses at all addresses, which could cause us to
639 * bogusly attach the PHY 32 times at probe type. Always
640 * restricting the lookup to address 1 is simpler than
641 * trying to figure out which chips revisions should be
642 * special-cased.
643 */
984263bc 644 if (phy != 1)
7e40b8c5 645 return(0);
984263bc
MD
646
647 /* Reading with autopolling on may trigger PCI errors */
648 autopoll = CSR_READ_4(sc, BGE_MI_MODE);
649 if (autopoll & BGE_MIMODE_AUTOPOLL) {
650 BGE_CLRBIT(sc, BGE_MI_MODE, BGE_MIMODE_AUTOPOLL);
651 DELAY(40);
652 }
653
654 CSR_WRITE_4(sc, BGE_MI_COMM, BGE_MICMD_READ|BGE_MICOMM_BUSY|
655 BGE_MIPHY(phy)|BGE_MIREG(reg));
656
657 for (i = 0; i < BGE_TIMEOUT; i++) {
f7a1f3ba 658 DELAY(10);
984263bc
MD
659 val = CSR_READ_4(sc, BGE_MI_COMM);
660 if (!(val & BGE_MICOMM_BUSY))
661 break;
662 }
663
664 if (i == BGE_TIMEOUT) {
f7a1f3ba
SZ
665 if_printf(ifp, "PHY read timed out "
666 "(phy %d, reg %d, val 0x%08x)\n", phy, reg, val);
984263bc
MD
667 val = 0;
668 goto done;
669 }
670
f7a1f3ba 671 DELAY(5);
984263bc
MD
672 val = CSR_READ_4(sc, BGE_MI_COMM);
673
674done:
675 if (autopoll & BGE_MIMODE_AUTOPOLL) {
676 BGE_SETBIT(sc, BGE_MI_MODE, BGE_MIMODE_AUTOPOLL);
677 DELAY(40);
678 }
679
680 if (val & BGE_MICOMM_READFAIL)
681 return(0);
682
683 return(val & 0xFFFF);
684}
685
686static int
33c39a69 687bge_miibus_writereg(device_t dev, int phy, int reg, int val)
984263bc 688{
f7a1f3ba 689 struct bge_softc *sc = device_get_softc(dev);
33c39a69 690 uint32_t autopoll;
984263bc
MD
691 int i;
692
f7a1f3ba
SZ
693 /*
694 * See the related comment in bge_miibus_readreg()
695 */
696 if (phy != 1)
697 return(0);
984263bc 698
591dfc77
SZ
699 if (sc->bge_asicrev == BGE_ASICREV_BCM5906 &&
700 (reg == BRGPHY_MII_1000CTL || reg == BRGPHY_MII_AUXCTL))
701 return(0);
702
984263bc
MD
703 /* Reading with autopolling on may trigger PCI errors */
704 autopoll = CSR_READ_4(sc, BGE_MI_MODE);
705 if (autopoll & BGE_MIMODE_AUTOPOLL) {
706 BGE_CLRBIT(sc, BGE_MI_MODE, BGE_MIMODE_AUTOPOLL);
707 DELAY(40);
708 }
709
710 CSR_WRITE_4(sc, BGE_MI_COMM, BGE_MICMD_WRITE|BGE_MICOMM_BUSY|
711 BGE_MIPHY(phy)|BGE_MIREG(reg)|val);
712
713 for (i = 0; i < BGE_TIMEOUT; i++) {
f7a1f3ba
SZ
714 DELAY(10);
715 if (!(CSR_READ_4(sc, BGE_MI_COMM) & BGE_MICOMM_BUSY)) {
716 DELAY(5);
717 CSR_READ_4(sc, BGE_MI_COMM); /* dummy read */
984263bc 718 break;
f7a1f3ba 719 }
984263bc
MD
720 }
721
722 if (autopoll & BGE_MIMODE_AUTOPOLL) {
723 BGE_SETBIT(sc, BGE_MI_MODE, BGE_MIMODE_AUTOPOLL);
724 DELAY(40);
725 }
726
727 if (i == BGE_TIMEOUT) {
f7a1f3ba
SZ
728 if_printf(&sc->arpcom.ac_if, "PHY write timed out "
729 "(phy %d, reg %d, val %d)\n", phy, reg, val);
984263bc
MD
730 return(0);
731 }
732
733 return(0);
734}
735
736static void
33c39a69 737bge_miibus_statchg(device_t dev)
984263bc
MD
738{
739 struct bge_softc *sc;
740 struct mii_data *mii;
741
742 sc = device_get_softc(dev);
743 mii = device_get_softc(sc->bge_miibus);
744
745 BGE_CLRBIT(sc, BGE_MAC_MODE, BGE_MACMODE_PORTMODE);
7f259627 746 if (IFM_SUBTYPE(mii->mii_media_active) == IFM_1000_T) {
984263bc
MD
747 BGE_SETBIT(sc, BGE_MAC_MODE, BGE_PORTMODE_GMII);
748 } else {
749 BGE_SETBIT(sc, BGE_MAC_MODE, BGE_PORTMODE_MII);
750 }
751
752 if ((mii->mii_media_active & IFM_GMASK) == IFM_FDX) {
753 BGE_CLRBIT(sc, BGE_MAC_MODE, BGE_MACMODE_HALF_DUPLEX);
754 } else {
755 BGE_SETBIT(sc, BGE_MAC_MODE, BGE_MACMODE_HALF_DUPLEX);
756 }
984263bc
MD
757}
758
759/*
984263bc
MD
760 * Memory management for jumbo frames.
761 */
984263bc 762static int
33c39a69 763bge_alloc_jumbo_mem(struct bge_softc *sc)
984263bc 764{
20c9a969 765 struct ifnet *ifp = &sc->arpcom.ac_if;
2aa9b12f 766 struct bge_jslot *entry;
20c9a969
SZ
767 uint8_t *ptr;
768 bus_addr_t paddr;
769 int i, error;
984263bc 770
20c9a969
SZ
771 /*
772 * Create tag for jumbo mbufs.
773 * This is really a bit of a kludge. We allocate a special
774 * jumbo buffer pool which (thanks to the way our DMA
775 * memory allocation works) will consist of contiguous
776 * pages. This means that even though a jumbo buffer might
777 * be larger than a page size, we don't really need to
778 * map it into more than one DMA segment. However, the
779 * default mbuf tag will result in multi-segment mappings,
780 * so we have to create a special jumbo mbuf tag that
781 * lets us get away with mapping the jumbo buffers as
782 * a single segment. I think eventually the driver should
783 * be changed so that it uses ordinary mbufs and cluster
784 * buffers, i.e. jumbo frames can span multiple DMA
785 * descriptors. But that's a project for another day.
786 */
984263bc 787
20c9a969
SZ
788 /*
789 * Create DMA stuffs for jumbo RX ring.
790 */
791 error = bge_dma_block_alloc(sc, BGE_JUMBO_RX_RING_SZ,
792 &sc->bge_cdata.bge_rx_jumbo_ring_tag,
793 &sc->bge_cdata.bge_rx_jumbo_ring_map,
da44240f 794 (void *)&sc->bge_ldata.bge_rx_jumbo_ring,
20c9a969
SZ
795 &sc->bge_ldata.bge_rx_jumbo_ring_paddr);
796 if (error) {
797 if_printf(ifp, "could not create jumbo RX ring\n");
798 return error;
799 }
800
801 /*
802 * Create DMA stuffs for jumbo buffer block.
803 */
804 error = bge_dma_block_alloc(sc, BGE_JMEM,
805 &sc->bge_cdata.bge_jumbo_tag,
806 &sc->bge_cdata.bge_jumbo_map,
807 (void **)&sc->bge_ldata.bge_jumbo_buf,
808 &paddr);
809 if (error) {
810 if_printf(ifp, "could not create jumbo buffer\n");
811 return error;
984263bc
MD
812 }
813
814 SLIST_INIT(&sc->bge_jfree_listhead);
984263bc
MD
815
816 /*
817 * Now divide it up into 9K pieces and save the addresses
818 * in an array. Note that we play an evil trick here by using
819 * the first few bytes in the buffer to hold the the address
820 * of the softc structure for this interface. This is because
821 * bge_jfree() needs it, but it is called by the mbuf management
822 * code which will not pass it to us explicitly.
823 */
20c9a969 824 for (i = 0, ptr = sc->bge_ldata.bge_jumbo_buf; i < BGE_JSLOTS; i++) {
2aa9b12f
JS
825 entry = &sc->bge_cdata.bge_jslots[i];
826 entry->bge_sc = sc;
827 entry->bge_buf = ptr;
20c9a969 828 entry->bge_paddr = paddr;
2aa9b12f
JS
829 entry->bge_inuse = 0;
830 entry->bge_slot = i;
831 SLIST_INSERT_HEAD(&sc->bge_jfree_listhead, entry, jslot_link);
20c9a969 832
2aa9b12f 833 ptr += BGE_JLEN;
20c9a969 834 paddr += BGE_JLEN;
984263bc 835 }
20c9a969 836 return 0;
984263bc
MD
837}
838
839static void
33c39a69 840bge_free_jumbo_mem(struct bge_softc *sc)
984263bc 841{
20c9a969
SZ
842 /* Destroy jumbo RX ring. */
843 bge_dma_block_free(sc->bge_cdata.bge_rx_jumbo_ring_tag,
844 sc->bge_cdata.bge_rx_jumbo_ring_map,
845 sc->bge_ldata.bge_rx_jumbo_ring);
846
847 /* Destroy jumbo buffer block. */
848 bge_dma_block_free(sc->bge_cdata.bge_jumbo_tag,
849 sc->bge_cdata.bge_jumbo_map,
850 sc->bge_ldata.bge_jumbo_buf);
984263bc
MD
851}
852
853/*
854 * Allocate a jumbo buffer.
855 */
2aa9b12f 856static struct bge_jslot *
33c39a69 857bge_jalloc(struct bge_softc *sc)
984263bc 858{
2aa9b12f 859 struct bge_jslot *entry;
33c39a69 860
16dca0df 861 lwkt_serialize_enter(&sc->bge_jslot_serializer);
984263bc 862 entry = SLIST_FIRST(&sc->bge_jfree_listhead);
16dca0df
MD
863 if (entry) {
864 SLIST_REMOVE_HEAD(&sc->bge_jfree_listhead, jslot_link);
865 entry->bge_inuse = 1;
866 } else {
c6fd6f3b 867 if_printf(&sc->arpcom.ac_if, "no free jumbo buffers\n");
984263bc 868 }
16dca0df 869 lwkt_serialize_exit(&sc->bge_jslot_serializer);
2aa9b12f 870 return(entry);
984263bc
MD
871}
872
873/*
874 * Adjust usage count on a jumbo buffer.
875 */
876static void
2aa9b12f 877bge_jref(void *arg)
984263bc 878{
2aa9b12f
JS
879 struct bge_jslot *entry = (struct bge_jslot *)arg;
880 struct bge_softc *sc = entry->bge_sc;
984263bc
MD
881
882 if (sc == NULL)
883 panic("bge_jref: can't find softc pointer!");
884
16dca0df 885 if (&sc->bge_cdata.bge_jslots[entry->bge_slot] != entry) {
984263bc
MD
886 panic("bge_jref: asked to reference buffer "
887 "that we don't manage!");
16dca0df 888 } else if (entry->bge_inuse == 0) {
984263bc 889 panic("bge_jref: buffer already free!");
16dca0df
MD
890 } else {
891 atomic_add_int(&entry->bge_inuse, 1);
892 }
984263bc
MD
893}
894
895/*
896 * Release a jumbo buffer.
897 */
898static void
2aa9b12f 899bge_jfree(void *arg)
984263bc 900{
2aa9b12f
JS
901 struct bge_jslot *entry = (struct bge_jslot *)arg;
902 struct bge_softc *sc = entry->bge_sc;
984263bc
MD
903
904 if (sc == NULL)
905 panic("bge_jfree: can't find softc pointer!");
906
16dca0df 907 if (&sc->bge_cdata.bge_jslots[entry->bge_slot] != entry) {
984263bc 908 panic("bge_jfree: asked to free buffer that we don't manage!");
16dca0df 909 } else if (entry->bge_inuse == 0) {
984263bc 910 panic("bge_jfree: buffer already free!");
16dca0df
MD
911 } else {
912 /*
913 * Possible MP race to 0, use the serializer. The atomic insn
914 * is still needed for races against bge_jref().
915 */
916 lwkt_serialize_enter(&sc->bge_jslot_serializer);
917 atomic_subtract_int(&entry->bge_inuse, 1);
918 if (entry->bge_inuse == 0) {
919 SLIST_INSERT_HEAD(&sc->bge_jfree_listhead,
920 entry, jslot_link);
921 }
922 lwkt_serialize_exit(&sc->bge_jslot_serializer);
923 }
984263bc
MD
924}
925
926
927/*
928 * Intialize a standard receive ring descriptor.
929 */
930static int
1436f9a0 931bge_newbuf_std(struct bge_softc *sc, int i, int init)
984263bc 932{
33c39a69 933 struct mbuf *m_new = NULL;
20c9a969 934 bus_dma_segment_t seg;
1436f9a0 935 bus_dmamap_t map;
2de621e9 936 int error, nsegs;
984263bc 937
1436f9a0
SZ
938 m_new = m_getcl(init ? MB_WAIT : MB_DONTWAIT, MT_DATA, M_PKTHDR);
939 if (m_new == NULL)
940 return ENOBUFS;
20c9a969 941 m_new->m_len = m_new->m_pkthdr.len = MCLBYTES;
984263bc 942
0ecb11d7 943 if ((sc->bge_flags & BGE_FLAG_RX_ALIGNBUG) == 0)
984263bc 944 m_adj(m_new, ETHER_ALIGN);
20c9a969 945
2de621e9
SZ
946 error = bus_dmamap_load_mbuf_segment(sc->bge_cdata.bge_rx_mtag,
947 sc->bge_cdata.bge_rx_tmpmap, m_new,
948 &seg, 1, &nsegs, BUS_DMA_NOWAIT);
949 if (error) {
1436f9a0 950 m_freem(m_new);
2de621e9 951 return error;
20c9a969
SZ
952 }
953
1436f9a0
SZ
954 if (!init) {
955 bus_dmamap_sync(sc->bge_cdata.bge_rx_mtag,
956 sc->bge_cdata.bge_rx_std_dmamap[i],
957 BUS_DMASYNC_POSTREAD);
958 bus_dmamap_unload(sc->bge_cdata.bge_rx_mtag,
959 sc->bge_cdata.bge_rx_std_dmamap[i]);
960 }
20c9a969 961
1436f9a0
SZ
962 map = sc->bge_cdata.bge_rx_tmpmap;
963 sc->bge_cdata.bge_rx_tmpmap = sc->bge_cdata.bge_rx_std_dmamap[i];
964 sc->bge_cdata.bge_rx_std_dmamap[i] = map;
965
966 sc->bge_cdata.bge_rx_std_chain[i].bge_mbuf = m_new;
2de621e9 967 sc->bge_cdata.bge_rx_std_chain[i].bge_paddr = seg.ds_addr;
1436f9a0
SZ
968
969 bge_setup_rxdesc_std(sc, i);
20c9a969 970 return 0;
984263bc
MD
971}
972
1436f9a0
SZ
973static void
974bge_setup_rxdesc_std(struct bge_softc *sc, int i)
975{
976 struct bge_rxchain *rc;
977 struct bge_rx_bd *r;
978
979 rc = &sc->bge_cdata.bge_rx_std_chain[i];
980 r = &sc->bge_ldata.bge_rx_std_ring[i];
981
982 r->bge_addr.bge_addr_lo = BGE_ADDR_LO(rc->bge_paddr);
983 r->bge_addr.bge_addr_hi = BGE_ADDR_HI(rc->bge_paddr);
984 r->bge_len = rc->bge_mbuf->m_len;
985 r->bge_idx = i;
986 r->bge_flags = BGE_RXBDFLAG_END;
987}
988
984263bc
MD
989/*
990 * Initialize a jumbo receive ring descriptor. This allocates
991 * a jumbo buffer from the pool managed internally by the driver.
992 */
993static int
1436f9a0 994bge_newbuf_jumbo(struct bge_softc *sc, int i, int init)
984263bc
MD
995{
996 struct mbuf *m_new = NULL;
20c9a969 997 struct bge_jslot *buf;
20c9a969 998 bus_addr_t paddr;
984263bc 999
1436f9a0
SZ
1000 /* Allocate the mbuf. */
1001 MGETHDR(m_new, init ? MB_WAIT : MB_DONTWAIT, MT_DATA);
1002 if (m_new == NULL)
1003 return ENOBUFS;
2aa9b12f 1004
1436f9a0
SZ
1005 /* Allocate the jumbo buffer */
1006 buf = bge_jalloc(sc);
1007 if (buf == NULL) {
1008 m_freem(m_new);
1009 return ENOBUFS;
984263bc 1010 }
1436f9a0
SZ
1011
1012 /* Attach the buffer to the mbuf. */
1013 m_new->m_ext.ext_arg = buf;
1014 m_new->m_ext.ext_buf = buf->bge_buf;
1015 m_new->m_ext.ext_free = bge_jfree;
1016 m_new->m_ext.ext_ref = bge_jref;
1017 m_new->m_ext.ext_size = BGE_JUMBO_FRAMELEN;
1018
1019 m_new->m_flags |= M_EXT;
1020
20c9a969
SZ
1021 m_new->m_data = m_new->m_ext.ext_buf;
1022 m_new->m_len = m_new->m_pkthdr.len = m_new->m_ext.ext_size;
984263bc 1023
20c9a969 1024 paddr = buf->bge_paddr;
0ecb11d7 1025 if ((sc->bge_flags & BGE_FLAG_RX_ALIGNBUG) == 0) {
984263bc 1026 m_adj(m_new, ETHER_ALIGN);
20c9a969
SZ
1027 paddr += ETHER_ALIGN;
1028 }
1029
1436f9a0
SZ
1030 /* Save necessary information */
1031 sc->bge_cdata.bge_rx_jumbo_chain[i].bge_mbuf = m_new;
1032 sc->bge_cdata.bge_rx_jumbo_chain[i].bge_paddr = paddr;
1033
984263bc 1034 /* Set up the descriptor. */
1436f9a0
SZ
1035 bge_setup_rxdesc_jumbo(sc, i);
1036 return 0;
1037}
1038
1039static void
1040bge_setup_rxdesc_jumbo(struct bge_softc *sc, int i)
1041{
1042 struct bge_rx_bd *r;
1043 struct bge_rxchain *rc;
20c9a969
SZ
1044
1045 r = &sc->bge_ldata.bge_rx_jumbo_ring[i];
1436f9a0 1046 rc = &sc->bge_cdata.bge_rx_jumbo_chain[i];
984263bc 1047
1436f9a0
SZ
1048 r->bge_addr.bge_addr_lo = BGE_ADDR_LO(rc->bge_paddr);
1049 r->bge_addr.bge_addr_hi = BGE_ADDR_HI(rc->bge_paddr);
1050 r->bge_len = rc->bge_mbuf->m_len;
1051 r->bge_idx = i;
1052 r->bge_flags = BGE_RXBDFLAG_END|BGE_RXBDFLAG_JUMBO_RING;
984263bc
MD
1053}
1054
984263bc 1055static int
33c39a69 1056bge_init_rx_ring_std(struct bge_softc *sc)
984263bc 1057{
1436f9a0 1058 int i, error;
984263bc 1059
1436f9a0
SZ
1060 for (i = 0; i < BGE_STD_RX_RING_CNT; i++) {
1061 error = bge_newbuf_std(sc, i, 1);
1062 if (error)
1063 return error;
984263bc
MD
1064 };
1065
1436f9a0 1066 sc->bge_std = BGE_STD_RX_RING_CNT - 1;
591dfc77 1067 bge_writembx(sc, BGE_MBX_RX_STD_PROD_LO, sc->bge_std);
984263bc
MD
1068
1069 return(0);
1070}
1071
1072static void
33c39a69 1073bge_free_rx_ring_std(struct bge_softc *sc)
984263bc
MD
1074{
1075 int i;
1076
1077 for (i = 0; i < BGE_STD_RX_RING_CNT; i++) {
1436f9a0
SZ
1078 struct bge_rxchain *rc = &sc->bge_cdata.bge_rx_std_chain[i];
1079
1080 if (rc->bge_mbuf != NULL) {
ddca511d 1081 bus_dmamap_unload(sc->bge_cdata.bge_rx_mtag,
20c9a969 1082 sc->bge_cdata.bge_rx_std_dmamap[i]);
1436f9a0
SZ
1083 m_freem(rc->bge_mbuf);
1084 rc->bge_mbuf = NULL;
984263bc 1085 }
20c9a969 1086 bzero(&sc->bge_ldata.bge_rx_std_ring[i],
984263bc
MD
1087 sizeof(struct bge_rx_bd));
1088 }
984263bc
MD
1089}
1090
1091static int
33c39a69 1092bge_init_rx_ring_jumbo(struct bge_softc *sc)
984263bc 1093{
984263bc 1094 struct bge_rcb *rcb;
1436f9a0 1095 int i, error;
984263bc
MD
1096
1097 for (i = 0; i < BGE_JUMBO_RX_RING_CNT; i++) {
1436f9a0
SZ
1098 error = bge_newbuf_jumbo(sc, i, 1);
1099 if (error)
1100 return error;
984263bc
MD
1101 };
1102
1436f9a0 1103 sc->bge_jumbo = BGE_JUMBO_RX_RING_CNT - 1;
984263bc 1104
20c9a969 1105 rcb = &sc->bge_ldata.bge_info.bge_jumbo_rx_rcb;
984263bc
MD
1106 rcb->bge_maxlen_flags = BGE_RCB_MAXLEN_FLAGS(0, 0);
1107 CSR_WRITE_4(sc, BGE_RX_JUMBO_RCB_MAXLEN_FLAGS, rcb->bge_maxlen_flags);
1108
591dfc77 1109 bge_writembx(sc, BGE_MBX_RX_JUMBO_PROD_LO, sc->bge_jumbo);
984263bc
MD
1110
1111 return(0);
1112}
1113
1114static void
33c39a69 1115bge_free_rx_ring_jumbo(struct bge_softc *sc)
984263bc
MD
1116{
1117 int i;
1118
1119 for (i = 0; i < BGE_JUMBO_RX_RING_CNT; i++) {
1436f9a0
SZ
1120 struct bge_rxchain *rc = &sc->bge_cdata.bge_rx_jumbo_chain[i];
1121
1122 if (rc->bge_mbuf != NULL) {
1123 m_freem(rc->bge_mbuf);
1124 rc->bge_mbuf = NULL;
984263bc 1125 }
20c9a969 1126 bzero(&sc->bge_ldata.bge_rx_jumbo_ring[i],
984263bc
MD
1127 sizeof(struct bge_rx_bd));
1128 }
984263bc
MD
1129}
1130
1131static void
33c39a69 1132bge_free_tx_ring(struct bge_softc *sc)
984263bc
MD
1133{
1134 int i;
1135
984263bc
MD
1136 for (i = 0; i < BGE_TX_RING_CNT; i++) {
1137 if (sc->bge_cdata.bge_tx_chain[i] != NULL) {
ddca511d 1138 bus_dmamap_unload(sc->bge_cdata.bge_tx_mtag,
20c9a969 1139 sc->bge_cdata.bge_tx_dmamap[i]);
984263bc
MD
1140 m_freem(sc->bge_cdata.bge_tx_chain[i]);
1141 sc->bge_cdata.bge_tx_chain[i] = NULL;
1142 }
20c9a969 1143 bzero(&sc->bge_ldata.bge_tx_ring[i],
984263bc
MD
1144 sizeof(struct bge_tx_bd));
1145 }
984263bc
MD
1146}
1147
1148static int
33c39a69 1149bge_init_tx_ring(struct bge_softc *sc)
984263bc
MD
1150{
1151 sc->bge_txcnt = 0;
1152 sc->bge_tx_saved_considx = 0;
94db8384
SZ
1153 sc->bge_tx_prodidx = 0;
1154
1155 /* Initialize transmit producer index for host-memory send ring. */
591dfc77 1156 bge_writembx(sc, BGE_MBX_TX_HOST_PROD0_LO, sc->bge_tx_prodidx);
984263bc 1157
984263bc
MD
1158 /* 5700 b2 errata */
1159 if (sc->bge_chiprev == BGE_CHIPREV_5700_BX)
591dfc77 1160 bge_writembx(sc, BGE_MBX_TX_HOST_PROD0_LO, sc->bge_tx_prodidx);
984263bc 1161
591dfc77 1162 bge_writembx(sc, BGE_MBX_TX_NIC_PROD0_LO, 0);
984263bc
MD
1163 /* 5700 b2 errata */
1164 if (sc->bge_chiprev == BGE_CHIPREV_5700_BX)
591dfc77 1165 bge_writembx(sc, BGE_MBX_TX_NIC_PROD0_LO, 0);
984263bc
MD
1166
1167 return(0);
1168}
1169
984263bc 1170static void
33c39a69 1171bge_setmulti(struct bge_softc *sc)
984263bc
MD
1172{
1173 struct ifnet *ifp;
1174 struct ifmultiaddr *ifma;
33c39a69 1175 uint32_t hashes[4] = { 0, 0, 0, 0 };
984263bc
MD
1176 int h, i;
1177
1178 ifp = &sc->arpcom.ac_if;
1179
1180 if (ifp->if_flags & IFF_ALLMULTI || ifp->if_flags & IFF_PROMISC) {
1181 for (i = 0; i < 4; i++)
1182 CSR_WRITE_4(sc, BGE_MAR0 + (i * 4), 0xFFFFFFFF);
1183 return;
1184 }
1185
1186 /* First, zot all the existing filters. */
1187 for (i = 0; i < 4; i++)
1188 CSR_WRITE_4(sc, BGE_MAR0 + (i * 4), 0);
1189
1190 /* Now program new ones. */
441d34b2 1191 TAILQ_FOREACH(ifma, &ifp->if_multiaddrs, ifma_link) {
984263bc
MD
1192 if (ifma->ifma_addr->sa_family != AF_LINK)
1193 continue;
3b4ec5b8
JS
1194 h = ether_crc32_le(
1195 LLADDR((struct sockaddr_dl *)ifma->ifma_addr),
1196 ETHER_ADDR_LEN) & 0x7f;
984263bc
MD
1197 hashes[(h & 0x60) >> 5] |= 1 << (h & 0x1F);
1198 }
1199
1200 for (i = 0; i < 4; i++)
1201 CSR_WRITE_4(sc, BGE_MAR0 + (i * 4), hashes[i]);
984263bc
MD
1202}
1203
1204/*
1205 * Do endian, PCI and DMA initialization. Also check the on-board ROM
1206 * self-test results.
1207 */
1208static int
33c39a69 1209bge_chipinit(struct bge_softc *sc)
984263bc 1210{
33c39a69
JS
1211 int i;
1212 uint32_t dma_rw_ctl;
984263bc 1213
20c9a969
SZ
1214 /* Set endian type before we access any non-PCI registers. */
1215 pci_write_config(sc->bge_dev, BGE_PCI_MISC_CTL, BGE_INIT, 4);
984263bc 1216
984263bc
MD
1217 /* Clear the MAC control register */
1218 CSR_WRITE_4(sc, BGE_MAC_MODE, 0);
1219
1220 /*
1221 * Clear the MAC statistics block in the NIC's
1222 * internal memory.
1223 */
1224 for (i = BGE_STATS_BLOCK;
33c39a69 1225 i < BGE_STATS_BLOCK_END + 1; i += sizeof(uint32_t))
984263bc
MD
1226 BGE_MEMWIN_WRITE(sc, i, 0);
1227
1228 for (i = BGE_STATUS_BLOCK;
33c39a69 1229 i < BGE_STATUS_BLOCK_END + 1; i += sizeof(uint32_t))
984263bc
MD
1230 BGE_MEMWIN_WRITE(sc, i, 0);
1231
1232 /* Set up the PCI DMA control register. */
0ecb11d7 1233 if (sc->bge_flags & BGE_FLAG_PCIE) {
9a6ee7e2
JS
1234 /* PCI Express */
1235 dma_rw_ctl = BGE_PCI_READ_CMD|BGE_PCI_WRITE_CMD |
1236 (0xf << BGE_PCIDMARWCTL_RD_WAT_SHIFT) |
1237 (0x2 << BGE_PCIDMARWCTL_WR_WAT_SHIFT);
0ecb11d7 1238 } else if (sc->bge_flags & BGE_FLAG_PCIX) {
984263bc 1239 /* PCI-X bus */
0ecb11d7
SZ
1240 if (BGE_IS_5714_FAMILY(sc)) {
1241 dma_rw_ctl = BGE_PCI_READ_CMD|BGE_PCI_WRITE_CMD;
1242 dma_rw_ctl &= ~BGE_PCIDMARWCTL_ONEDMA_ATONCE; /* XXX */
1243 /* XXX magic values, Broadcom-supplied Linux driver */
1244 if (sc->bge_asicrev == BGE_ASICREV_BCM5780) {
1245 dma_rw_ctl |= (1 << 20) | (1 << 18) |
1246 BGE_PCIDMARWCTL_ONEDMA_ATONCE;
1247 } else {
1248 dma_rw_ctl |= (1 << 20) | (1 << 18) | (1 << 15);
1249 }
1250 } else if (sc->bge_asicrev == BGE_ASICREV_BCM5704) {
1251 /*
1252 * The 5704 uses a different encoding of read/write
1253 * watermarks.
1254 */
984263bc
MD
1255 dma_rw_ctl = BGE_PCI_READ_CMD|BGE_PCI_WRITE_CMD |
1256 (0x7 << BGE_PCIDMARWCTL_RD_WAT_SHIFT) |
1257 (0x3 << BGE_PCIDMARWCTL_WR_WAT_SHIFT);
0ecb11d7 1258 } else {
984263bc
MD
1259 dma_rw_ctl = BGE_PCI_READ_CMD|BGE_PCI_WRITE_CMD |
1260 (0x3 << BGE_PCIDMARWCTL_RD_WAT_SHIFT) |
1261 (0x3 << BGE_PCIDMARWCTL_WR_WAT_SHIFT) |
1262 (0x0F);
0ecb11d7 1263 }
984263bc
MD
1264
1265 /*
1266 * 5703 and 5704 need ONEDMA_AT_ONCE as a workaround
1267 * for hardware bugs.
1268 */
1269 if (sc->bge_asicrev == BGE_ASICREV_BCM5703 ||
1270 sc->bge_asicrev == BGE_ASICREV_BCM5704) {
33c39a69 1271 uint32_t tmp;
984263bc
MD
1272
1273 tmp = CSR_READ_4(sc, BGE_PCI_CLKCTL) & 0x1f;
1274 if (tmp == 0x6 || tmp == 0x7)
1275 dma_rw_ctl |= BGE_PCIDMARWCTL_ONEDMA_ATONCE;
1276 }
0ecb11d7
SZ
1277 } else {
1278 /* Conventional PCI bus */
1279 dma_rw_ctl = BGE_PCI_READ_CMD|BGE_PCI_WRITE_CMD |
1280 (0x7 << BGE_PCIDMARWCTL_RD_WAT_SHIFT) |
1281 (0x7 << BGE_PCIDMARWCTL_WR_WAT_SHIFT) |
1282 (0x0F);
984263bc
MD
1283 }
1284
1285 if (sc->bge_asicrev == BGE_ASICREV_BCM5703 ||
7e40b8c5 1286 sc->bge_asicrev == BGE_ASICREV_BCM5704 ||
0ecb11d7 1287 sc->bge_asicrev == BGE_ASICREV_BCM5705)
984263bc
MD
1288 dma_rw_ctl &= ~BGE_PCIDMARWCTL_MINDMA;
1289 pci_write_config(sc->bge_dev, BGE_PCI_DMA_RW_CTL, dma_rw_ctl, 4);
1290
1291 /*
1292 * Set up general mode register.
1293 */
20c9a969 1294 CSR_WRITE_4(sc, BGE_MODE_CTL, BGE_DMA_SWAP_OPTIONS|
984263bc 1295 BGE_MODECTL_MAC_ATTN_INTR|BGE_MODECTL_HOST_SEND_BDS|
bf29e666 1296 BGE_MODECTL_TX_NO_PHDR_CSUM);
984263bc
MD
1297
1298 /*
33dd4678
SZ
1299 * BCM5701 B5 have a bug causing data corruption when using
1300 * 64-bit DMA reads, which can be terminated early and then
1301 * completed later as 32-bit accesses, in combination with
1302 * certain bridges.
1303 */
1304 if (sc->bge_asicrev == BGE_ASICREV_BCM5701 &&
1305 sc->bge_chipid == BGE_CHIPID_BCM5701_B5)
1306 BGE_SETBIT(sc, BGE_MODE_CTL, BGE_MODECTL_FORCE_PCI32);
1307
1308 /*
984263bc
MD
1309 * Disable memory write invalidate. Apparently it is not supported
1310 * properly by these devices.
1311 */
1312 PCI_CLRBIT(sc->bge_dev, BGE_PCI_CMD, PCIM_CMD_MWIEN, 4);
1313
984263bc
MD
1314 /* Set the timer prescaler (always 66Mhz) */
1315 CSR_WRITE_4(sc, BGE_MISC_CFG, 65 << 1/*BGE_32BITTIME_66MHZ*/);
1316
591dfc77
SZ
1317 if (sc->bge_asicrev == BGE_ASICREV_BCM5906) {
1318 DELAY(40); /* XXX */
1319
1320 /* Put PHY into ready state */
1321 BGE_CLRBIT(sc, BGE_MISC_CFG, BGE_MISCCFG_EPHY_IDDQ);
1322 CSR_READ_4(sc, BGE_MISC_CFG); /* Flush */
1323 DELAY(40);
1324 }
1325
984263bc
MD
1326 return(0);
1327}
1328
1329static int
33c39a69 1330bge_blockinit(struct bge_softc *sc)
984263bc
MD
1331{
1332 struct bge_rcb *rcb;
20c9a969
SZ
1333 bus_size_t vrcb;
1334 bge_hostaddr taddr;
0ecb11d7 1335 uint32_t val;
984263bc
MD
1336 int i;
1337
1338 /*
1339 * Initialize the memory window pointer register so that
1340 * we can access the first 32K of internal NIC RAM. This will
1341 * allow us to set up the TX send ring RCBs and the RX return
1342 * ring RCBs, plus other things which live in NIC memory.
1343 */
1344 CSR_WRITE_4(sc, BGE_PCI_MEMWIN_BASEADDR, 0);
1345
7e40b8c5
HP
1346 /* Note: the BCM5704 has a smaller mbuf space than other chips. */
1347
0ecb11d7 1348 if (!BGE_IS_5705_PLUS(sc)) {
7e40b8c5 1349 /* Configure mbuf memory pool */
0ecb11d7
SZ
1350 CSR_WRITE_4(sc, BGE_BMAN_MBUFPOOL_BASEADDR, BGE_BUFFPOOL_1);
1351 if (sc->bge_asicrev == BGE_ASICREV_BCM5704)
1352 CSR_WRITE_4(sc, BGE_BMAN_MBUFPOOL_LEN, 0x10000);
1353 else
1354 CSR_WRITE_4(sc, BGE_BMAN_MBUFPOOL_LEN, 0x18000);
984263bc 1355
7e40b8c5
HP
1356 /* Configure DMA resource pool */
1357 CSR_WRITE_4(sc, BGE_BMAN_DMA_DESCPOOL_BASEADDR,
1358 BGE_DMA_DESCRIPTORS);
1359 CSR_WRITE_4(sc, BGE_BMAN_DMA_DESCPOOL_LEN, 0x2000);
1360 }
984263bc
MD
1361
1362 /* Configure mbuf pool watermarks */
591dfc77 1363 if (!BGE_IS_5705_PLUS(sc)) {
7e40b8c5
HP
1364 CSR_WRITE_4(sc, BGE_BMAN_MBUFPOOL_READDMA_LOWAT, 0x50);
1365 CSR_WRITE_4(sc, BGE_BMAN_MBUFPOOL_MACRX_LOWAT, 0x20);
591dfc77
SZ
1366 CSR_WRITE_4(sc, BGE_BMAN_MBUFPOOL_HIWAT, 0x60);
1367 } else if (sc->bge_asicrev == BGE_ASICREV_BCM5906) {
1368 CSR_WRITE_4(sc, BGE_BMAN_MBUFPOOL_READDMA_LOWAT, 0x0);
1369 CSR_WRITE_4(sc, BGE_BMAN_MBUFPOOL_MACRX_LOWAT, 0x04);
1370 CSR_WRITE_4(sc, BGE_BMAN_MBUFPOOL_HIWAT, 0x10);
1371 } else {
1372 CSR_WRITE_4(sc, BGE_BMAN_MBUFPOOL_READDMA_LOWAT, 0x0);
1373 CSR_WRITE_4(sc, BGE_BMAN_MBUFPOOL_MACRX_LOWAT, 0x10);
1374 CSR_WRITE_4(sc, BGE_BMAN_MBUFPOOL_HIWAT, 0x60);
7e40b8c5 1375 }
984263bc
MD
1376
1377 /* Configure DMA resource watermarks */
1378 CSR_WRITE_4(sc, BGE_BMAN_DMA_DESCPOOL_LOWAT, 5);
1379 CSR_WRITE_4(sc, BGE_BMAN_DMA_DESCPOOL_HIWAT, 10);
1380
1381 /* Enable buffer manager */
0ecb11d7 1382 if (!BGE_IS_5705_PLUS(sc)) {
7e40b8c5
HP
1383 CSR_WRITE_4(sc, BGE_BMAN_MODE,
1384 BGE_BMANMODE_ENABLE|BGE_BMANMODE_LOMBUF_ATTN);
984263bc 1385
7e40b8c5
HP
1386 /* Poll for buffer manager start indication */
1387 for (i = 0; i < BGE_TIMEOUT; i++) {
1388 if (CSR_READ_4(sc, BGE_BMAN_MODE) & BGE_BMANMODE_ENABLE)
1389 break;
1390 DELAY(10);
1391 }
984263bc 1392
7e40b8c5 1393 if (i == BGE_TIMEOUT) {
c6fd6f3b
JS
1394 if_printf(&sc->arpcom.ac_if,
1395 "buffer manager failed to start\n");
7e40b8c5
HP
1396 return(ENXIO);
1397 }
984263bc
MD
1398 }
1399
1400 /* Enable flow-through queues */
1401 CSR_WRITE_4(sc, BGE_FTQ_RESET, 0xFFFFFFFF);
1402 CSR_WRITE_4(sc, BGE_FTQ_RESET, 0);
1403
1404 /* Wait until queue initialization is complete */
1405 for (i = 0; i < BGE_TIMEOUT; i++) {
1406 if (CSR_READ_4(sc, BGE_FTQ_RESET) == 0)
1407 break;
1408 DELAY(10);
1409 }
1410
1411 if (i == BGE_TIMEOUT) {
c6fd6f3b
JS
1412 if_printf(&sc->arpcom.ac_if,
1413 "flow-through queue init failed\n");
984263bc
MD
1414 return(ENXIO);
1415 }
1416
1417 /* Initialize the standard RX ring control block */
20c9a969
SZ
1418 rcb = &sc->bge_ldata.bge_info.bge_std_rx_rcb;
1419 rcb->bge_hostaddr.bge_addr_lo =
1420 BGE_ADDR_LO(sc->bge_ldata.bge_rx_std_ring_paddr);
1421 rcb->bge_hostaddr.bge_addr_hi =
1422 BGE_ADDR_HI(sc->bge_ldata.bge_rx_std_ring_paddr);
0ecb11d7 1423 if (BGE_IS_5705_PLUS(sc))
7e40b8c5
HP
1424 rcb->bge_maxlen_flags = BGE_RCB_MAXLEN_FLAGS(512, 0);
1425 else
1426 rcb->bge_maxlen_flags =
1427 BGE_RCB_MAXLEN_FLAGS(BGE_MAX_FRAMELEN, 0);
0ecb11d7 1428 rcb->bge_nicaddr = BGE_STD_RX_RINGS;
984263bc
MD
1429 CSR_WRITE_4(sc, BGE_RX_STD_RCB_HADDR_HI, rcb->bge_hostaddr.bge_addr_hi);
1430 CSR_WRITE_4(sc, BGE_RX_STD_RCB_HADDR_LO, rcb->bge_hostaddr.bge_addr_lo);
1431 CSR_WRITE_4(sc, BGE_RX_STD_RCB_MAXLEN_FLAGS, rcb->bge_maxlen_flags);
1432 CSR_WRITE_4(sc, BGE_RX_STD_RCB_NICADDR, rcb->bge_nicaddr);
1433
1434 /*
1435 * Initialize the jumbo RX ring control block
1436 * We set the 'ring disabled' bit in the flags
1437 * field until we're actually ready to start
1438 * using this ring (i.e. once we set the MTU
1439 * high enough to require it).
1440 */
0ecb11d7 1441 if (BGE_IS_JUMBO_CAPABLE(sc)) {
20c9a969
SZ
1442 rcb = &sc->bge_ldata.bge_info.bge_jumbo_rx_rcb;
1443
1444 rcb->bge_hostaddr.bge_addr_lo =
1445 BGE_ADDR_LO(sc->bge_ldata.bge_rx_jumbo_ring_paddr);
1446 rcb->bge_hostaddr.bge_addr_hi =
1447 BGE_ADDR_HI(sc->bge_ldata.bge_rx_jumbo_ring_paddr);
7e40b8c5
HP
1448 rcb->bge_maxlen_flags =
1449 BGE_RCB_MAXLEN_FLAGS(BGE_MAX_FRAMELEN,
1450 BGE_RCB_FLAG_RING_DISABLED);
0ecb11d7 1451 rcb->bge_nicaddr = BGE_JUMBO_RX_RINGS;
7e40b8c5
HP
1452 CSR_WRITE_4(sc, BGE_RX_JUMBO_RCB_HADDR_HI,
1453 rcb->bge_hostaddr.bge_addr_hi);
1454 CSR_WRITE_4(sc, BGE_RX_JUMBO_RCB_HADDR_LO,
1455 rcb->bge_hostaddr.bge_addr_lo);
1456 CSR_WRITE_4(sc, BGE_RX_JUMBO_RCB_MAXLEN_FLAGS,
1457 rcb->bge_maxlen_flags);
1458 CSR_WRITE_4(sc, BGE_RX_JUMBO_RCB_NICADDR, rcb->bge_nicaddr);
1459
1460 /* Set up dummy disabled mini ring RCB */
20c9a969 1461 rcb = &sc->bge_ldata.bge_info.bge_mini_rx_rcb;
7e40b8c5
HP
1462 rcb->bge_maxlen_flags =
1463 BGE_RCB_MAXLEN_FLAGS(0, BGE_RCB_FLAG_RING_DISABLED);
1464 CSR_WRITE_4(sc, BGE_RX_MINI_RCB_MAXLEN_FLAGS,
1465 rcb->bge_maxlen_flags);
1466 }
984263bc
MD
1467
1468 /*
1469 * Set the BD ring replentish thresholds. The recommended
1470 * values are 1/8th the number of descriptors allocated to
1471 * each ring.
1472 */
0ecb11d7
SZ
1473 if (BGE_IS_5705_PLUS(sc))
1474 val = 8;
1475 else
1476 val = BGE_STD_RX_RING_CNT / 8;
1477 CSR_WRITE_4(sc, BGE_RBDI_STD_REPL_THRESH, val);
984263bc
MD
1478 CSR_WRITE_4(sc, BGE_RBDI_JUMBO_REPL_THRESH, BGE_JUMBO_RX_RING_CNT/8);
1479
1480 /*
1481 * Disable all unused send rings by setting the 'ring disabled'
1482 * bit in the flags field of all the TX send ring control blocks.
1483 * These are located in NIC memory.
1484 */
20c9a969 1485 vrcb = BGE_MEMWIN_START + BGE_SEND_RING_RCB;
984263bc 1486 for (i = 0; i < BGE_TX_RINGS_EXTSSRAM_MAX; i++) {
20c9a969
SZ
1487 RCB_WRITE_4(sc, vrcb, bge_maxlen_flags,
1488 BGE_RCB_MAXLEN_FLAGS(0, BGE_RCB_FLAG_RING_DISABLED));
1489 RCB_WRITE_4(sc, vrcb, bge_nicaddr, 0);
1490 vrcb += sizeof(struct bge_rcb);
984263bc
MD
1491 }
1492
1493 /* Configure TX RCB 0 (we use only the first ring) */
20c9a969
SZ
1494 vrcb = BGE_MEMWIN_START + BGE_SEND_RING_RCB;
1495 BGE_HOSTADDR(taddr, sc->bge_ldata.bge_tx_ring_paddr);
1496 RCB_WRITE_4(sc, vrcb, bge_hostaddr.bge_addr_hi, taddr.bge_addr_hi);
1497 RCB_WRITE_4(sc, vrcb, bge_hostaddr.bge_addr_lo, taddr.bge_addr_lo);
1498 RCB_WRITE_4(sc, vrcb, bge_nicaddr,
1499 BGE_NIC_TXRING_ADDR(0, BGE_TX_RING_CNT));
0ecb11d7 1500 if (!BGE_IS_5705_PLUS(sc)) {
20c9a969
SZ
1501 RCB_WRITE_4(sc, vrcb, bge_maxlen_flags,
1502 BGE_RCB_MAXLEN_FLAGS(BGE_TX_RING_CNT, 0));
1503 }
984263bc
MD
1504
1505 /* Disable all unused RX return rings */
20c9a969 1506 vrcb = BGE_MEMWIN_START + BGE_RX_RETURN_RING_RCB;
984263bc 1507 for (i = 0; i < BGE_RX_RINGS_MAX; i++) {
20c9a969
SZ
1508 RCB_WRITE_4(sc, vrcb, bge_hostaddr.bge_addr_hi, 0);
1509 RCB_WRITE_4(sc, vrcb, bge_hostaddr.bge_addr_lo, 0);
1510 RCB_WRITE_4(sc, vrcb, bge_maxlen_flags,
7e40b8c5 1511 BGE_RCB_MAXLEN_FLAGS(sc->bge_return_ring_cnt,
20c9a969
SZ
1512 BGE_RCB_FLAG_RING_DISABLED));
1513 RCB_WRITE_4(sc, vrcb, bge_nicaddr, 0);
591dfc77 1514 bge_writembx(sc, BGE_MBX_RX_CONS0_LO +
33c39a69 1515 (i * (sizeof(uint64_t))), 0);
20c9a969 1516 vrcb += sizeof(struct bge_rcb);
984263bc
MD
1517 }
1518
1519 /* Initialize RX ring indexes */
591dfc77
SZ
1520 bge_writembx(sc, BGE_MBX_RX_STD_PROD_LO, 0);
1521 bge_writembx(sc, BGE_MBX_RX_JUMBO_PROD_LO, 0);
1522 bge_writembx(sc, BGE_MBX_RX_MINI_PROD_LO, 0);
984263bc
MD
1523
1524 /*
1525 * Set up RX return ring 0
1526 * Note that the NIC address for RX return rings is 0x00000000.
1527 * The return rings live entirely within the host, so the
1528 * nicaddr field in the RCB isn't used.
1529 */
20c9a969
SZ
1530 vrcb = BGE_MEMWIN_START + BGE_RX_RETURN_RING_RCB;
1531 BGE_HOSTADDR(taddr, sc->bge_ldata.bge_rx_return_ring_paddr);
1532 RCB_WRITE_4(sc, vrcb, bge_hostaddr.bge_addr_hi, taddr.bge_addr_hi);
1533 RCB_WRITE_4(sc, vrcb, bge_hostaddr.bge_addr_lo, taddr.bge_addr_lo);
1534 RCB_WRITE_4(sc, vrcb, bge_nicaddr, 0x00000000);
1535 RCB_WRITE_4(sc, vrcb, bge_maxlen_flags,
1536 BGE_RCB_MAXLEN_FLAGS(sc->bge_return_ring_cnt, 0));
984263bc
MD
1537
1538 /* Set random backoff seed for TX */
1539 CSR_WRITE_4(sc, BGE_TX_RANDOM_BACKOFF,
1540 sc->arpcom.ac_enaddr[0] + sc->arpcom.ac_enaddr[1] +
1541 sc->arpcom.ac_enaddr[2] + sc->arpcom.ac_enaddr[3] +
1542 sc->arpcom.ac_enaddr[4] + sc->arpcom.ac_enaddr[5] +
1543 BGE_TX_BACKOFF_SEED_MASK);
1544
1545 /* Set inter-packet gap */
1546 CSR_WRITE_4(sc, BGE_TX_LENGTHS, 0x2620);
1547
1548 /*
1549 * Specify which ring to use for packets that don't match
1550 * any RX rules.
1551 */
1552 CSR_WRITE_4(sc, BGE_RX_RULES_CFG, 0x08);
1553
1554 /*
1555 * Configure number of RX lists. One interrupt distribution
1556 * list, sixteen active lists, one bad frames class.
1557 */
1558 CSR_WRITE_4(sc, BGE_RXLP_CFG, 0x181);
1559
1560 /* Inialize RX list placement stats mask. */
1561 CSR_WRITE_4(sc, BGE_RXLP_STATS_ENABLE_MASK, 0x007FFFFF);
1562 CSR_WRITE_4(sc, BGE_RXLP_STATS_CTL, 0x1);
1563
1564 /* Disable host coalescing until we get it set up */
1565 CSR_WRITE_4(sc, BGE_HCC_MODE, 0x00000000);
1566
1567 /* Poll to make sure it's shut down. */
1568 for (i = 0; i < BGE_TIMEOUT; i++) {
1569 if (!(CSR_READ_4(sc, BGE_HCC_MODE) & BGE_HCCMODE_ENABLE))
1570 break;
1571 DELAY(10);
1572 }
1573
1574 if (i == BGE_TIMEOUT) {
c6fd6f3b
JS
1575 if_printf(&sc->arpcom.ac_if,
1576 "host coalescing engine failed to idle\n");
984263bc
MD
1577 return(ENXIO);
1578 }
1579
1580 /* Set up host coalescing defaults */
1581 CSR_WRITE_4(sc, BGE_HCC_RX_COAL_TICKS, sc->bge_rx_coal_ticks);
1582 CSR_WRITE_4(sc, BGE_HCC_TX_COAL_TICKS, sc->bge_tx_coal_ticks);
1583 CSR_WRITE_4(sc, BGE_HCC_RX_MAX_COAL_BDS, sc->bge_rx_max_coal_bds);
1584 CSR_WRITE_4(sc, BGE_HCC_TX_MAX_COAL_BDS, sc->bge_tx_max_coal_bds);
0ecb11d7 1585 if (!BGE_IS_5705_PLUS(sc)) {
7e40b8c5
HP
1586 CSR_WRITE_4(sc, BGE_HCC_RX_COAL_TICKS_INT, 0);
1587 CSR_WRITE_4(sc, BGE_HCC_TX_COAL_TICKS_INT, 0);
1588 }
ba39cc82
SZ
1589 CSR_WRITE_4(sc, BGE_HCC_RX_MAX_COAL_BDS_INT, 1);
1590 CSR_WRITE_4(sc, BGE_HCC_TX_MAX_COAL_BDS_INT, 1);
984263bc
MD
1591
1592 /* Set up address of statistics block */
0ecb11d7 1593 if (!BGE_IS_5705_PLUS(sc)) {
20c9a969
SZ
1594 CSR_WRITE_4(sc, BGE_HCC_STATS_ADDR_HI,
1595 BGE_ADDR_HI(sc->bge_ldata.bge_stats_paddr));
7e40b8c5 1596 CSR_WRITE_4(sc, BGE_HCC_STATS_ADDR_LO,
20c9a969 1597 BGE_ADDR_LO(sc->bge_ldata.bge_stats_paddr));
7e40b8c5
HP
1598
1599 CSR_WRITE_4(sc, BGE_HCC_STATS_BASEADDR, BGE_STATS_BLOCK);
1600 CSR_WRITE_4(sc, BGE_HCC_STATUSBLK_BASEADDR, BGE_STATUS_BLOCK);
1601 CSR_WRITE_4(sc, BGE_HCC_STATS_TICKS, sc->bge_stat_ticks);
1602 }
984263bc
MD
1603
1604 /* Set up address of status block */
20c9a969
SZ
1605 CSR_WRITE_4(sc, BGE_HCC_STATUSBLK_ADDR_HI,
1606 BGE_ADDR_HI(sc->bge_ldata.bge_status_block_paddr));
984263bc 1607 CSR_WRITE_4(sc, BGE_HCC_STATUSBLK_ADDR_LO,
20c9a969
SZ
1608 BGE_ADDR_LO(sc->bge_ldata.bge_status_block_paddr));
1609 sc->bge_ldata.bge_status_block->bge_idx[0].bge_rx_prod_idx = 0;
1610 sc->bge_ldata.bge_status_block->bge_idx[0].bge_tx_cons_idx = 0;
984263bc
MD
1611
1612 /* Turn on host coalescing state machine */
1613 CSR_WRITE_4(sc, BGE_HCC_MODE, BGE_HCCMODE_ENABLE);
1614
1615 /* Turn on RX BD completion state machine and enable attentions */
1616 CSR_WRITE_4(sc, BGE_RBDC_MODE,
1617 BGE_RBDCMODE_ENABLE|BGE_RBDCMODE_ATTN);
1618
1619 /* Turn on RX list placement state machine */
1620 CSR_WRITE_4(sc, BGE_RXLP_MODE, BGE_RXLPMODE_ENABLE);
1621
1622 /* Turn on RX list selector state machine. */
0ecb11d7 1623 if (!BGE_IS_5705_PLUS(sc))
7e40b8c5 1624 CSR_WRITE_4(sc, BGE_RXLS_MODE, BGE_RXLSMODE_ENABLE);
984263bc
MD
1625
1626 /* Turn on DMA, clear stats */
1627 CSR_WRITE_4(sc, BGE_MAC_MODE, BGE_MACMODE_TXDMA_ENB|
1628 BGE_MACMODE_RXDMA_ENB|BGE_MACMODE_RX_STATS_CLEAR|
1629 BGE_MACMODE_TX_STATS_CLEAR|BGE_MACMODE_RX_STATS_ENB|
1630 BGE_MACMODE_TX_STATS_ENB|BGE_MACMODE_FRMHDR_DMA_ENB|
0ecb11d7
SZ
1631 ((sc->bge_flags & BGE_FLAG_TBI) ?
1632 BGE_PORTMODE_TBI : BGE_PORTMODE_MII));
984263bc
MD
1633
1634 /* Set misc. local control, enable interrupts on attentions */
1635 CSR_WRITE_4(sc, BGE_MISC_LOCAL_CTL, BGE_MLC_INTR_ONATTN);
1636
1637#ifdef notdef
1638 /* Assert GPIO pins for PHY reset */
1639 BGE_SETBIT(sc, BGE_MISC_LOCAL_CTL, BGE_MLC_MISCIO_OUT0|
1640 BGE_MLC_MISCIO_OUT1|BGE_MLC_MISCIO_OUT2);
1641 BGE_SETBIT(sc, BGE_MISC_LOCAL_CTL, BGE_MLC_MISCIO_OUTEN0|
1642 BGE_MLC_MISCIO_OUTEN1|BGE_MLC_MISCIO_OUTEN2);
1643#endif
1644
1645 /* Turn on DMA completion state machine */
0ecb11d7 1646 if (!BGE_IS_5705_PLUS(sc))
7e40b8c5 1647 CSR_WRITE_4(sc, BGE_DMAC_MODE, BGE_DMACMODE_ENABLE);
984263bc
MD
1648
1649 /* Turn on write DMA state machine */
0ecb11d7 1650 val = BGE_WDMAMODE_ENABLE|BGE_WDMAMODE_ALL_ATTNS;
832863d2
SZ
1651 if (BGE_IS_5755_PLUS(sc)) {
1652 /* Enable host coalescing bug fix. */
1653 val |= BGE_WDMAMODE_STATUS_TAG_FIX;
1654 }
0ecb11d7 1655 CSR_WRITE_4(sc, BGE_WDMA_MODE, val);
671bd7ed
SZ
1656 DELAY(40);
1657
984263bc 1658 /* Turn on read DMA state machine */
671bd7ed 1659 val = BGE_RDMAMODE_ENABLE | BGE_RDMAMODE_ALL_ATTNS;
f47afe1a
MN
1660 if (sc->bge_asicrev == BGE_ASICREV_BCM5784 ||
1661 sc->bge_asicrev == BGE_ASICREV_BCM5785 ||
1662 sc->bge_asicrev == BGE_ASICREV_BCM57780)
1663 val |= BGE_RDMAMODE_BD_SBD_CRPT_ATTN |
1664 BGE_RDMAMODE_MBUF_RBD_CRPT_ATTN |
1665 BGE_RDMAMODE_MBUF_SBD_CRPT_ATTN;
671bd7ed
SZ
1666 if (sc->bge_flags & BGE_FLAG_PCIE)
1667 val |= BGE_RDMAMODE_FIFO_LONG_BURST;
1668 CSR_WRITE_4(sc, BGE_RDMA_MODE, val);
1669 DELAY(40);
984263bc
MD
1670
1671 /* Turn on RX data completion state machine */
1672 CSR_WRITE_4(sc, BGE_RDC_MODE, BGE_RDCMODE_ENABLE);
1673
1674 /* Turn on RX BD initiator state machine */
1675 CSR_WRITE_4(sc, BGE_RBDI_MODE, BGE_RBDIMODE_ENABLE);
1676
1677 /* Turn on RX data and RX BD initiator state machine */
1678 CSR_WRITE_4(sc, BGE_RDBDI_MODE, BGE_RDBDIMODE_ENABLE);
1679
1680 /* Turn on Mbuf cluster free state machine */
0ecb11d7 1681 if (!BGE_IS_5705_PLUS(sc))
7e40b8c5 1682 CSR_WRITE_4(sc, BGE_MBCF_MODE, BGE_MBCFMODE_ENABLE);
984263bc
MD
1683
1684 /* Turn on send BD completion state machine */
1685 CSR_WRITE_4(sc, BGE_SBDC_MODE, BGE_SBDCMODE_ENABLE);
1686
1687 /* Turn on send data completion state machine */
f47afe1a
MN
1688 val = BGE_SDCMODE_ENABLE;
1689 if (sc->bge_asicrev == BGE_ASICREV_BCM5761)
1690 val |= BGE_SDCMODE_CDELAY;
1691 CSR_WRITE_4(sc, BGE_SDC_MODE, val);
984263bc
MD
1692
1693 /* Turn on send data initiator state machine */
1694 CSR_WRITE_4(sc, BGE_SDI_MODE, BGE_SDIMODE_ENABLE);
1695
1696 /* Turn on send BD initiator state machine */
1697 CSR_WRITE_4(sc, BGE_SBDI_MODE, BGE_SBDIMODE_ENABLE);
1698
1699 /* Turn on send BD selector state machine */
1700 CSR_WRITE_4(sc, BGE_SRS_MODE, BGE_SRSMODE_ENABLE);
1701
1702 CSR_WRITE_4(sc, BGE_SDI_STATS_ENABLE_MASK, 0x007FFFFF);
1703 CSR_WRITE_4(sc, BGE_SDI_STATS_CTL,
1704 BGE_SDISTATSCTL_ENABLE|BGE_SDISTATSCTL_FASTER);
1705
1706 /* ack/clear link change events */
1707 CSR_WRITE_4(sc, BGE_MAC_STS, BGE_MACSTAT_SYNC_CHANGED|
7e40b8c5
HP
1708 BGE_MACSTAT_CFG_CHANGED|BGE_MACSTAT_MI_COMPLETE|
1709 BGE_MACSTAT_LINK_CHANGED);
20c9a969 1710 CSR_WRITE_4(sc, BGE_MI_STS, 0);
984263bc
MD
1711
1712 /* Enable PHY auto polling (for MII/GMII only) */
0ecb11d7 1713 if (sc->bge_flags & BGE_FLAG_TBI) {
984263bc
MD
1714 CSR_WRITE_4(sc, BGE_MI_STS, BGE_MISTS_LINK);
1715 } else {
1716 BGE_SETBIT(sc, BGE_MI_MODE, BGE_MIMODE_AUTOPOLL|10<<16);
db861466
SZ
1717 if (sc->bge_asicrev == BGE_ASICREV_BCM5700 &&
1718 sc->bge_chipid != BGE_CHIPID_BCM5700_B2) {
984263bc
MD
1719 CSR_WRITE_4(sc, BGE_MAC_EVT_ENB,
1720 BGE_EVTENB_MI_INTERRUPT);
db861466 1721 }
984263bc
MD
1722 }
1723
db861466
SZ
1724 /*
1725 * Clear any pending link state attention.
1726 * Otherwise some link state change events may be lost until attention
1727 * is cleared by bge_intr() -> bge_softc.bge_link_upd() sequence.
1728 * It's not necessary on newer BCM chips - perhaps enabling link
1729 * state change attentions implies clearing pending attention.
1730 */
1731 CSR_WRITE_4(sc, BGE_MAC_STS, BGE_MACSTAT_SYNC_CHANGED|
1732 BGE_MACSTAT_CFG_CHANGED|BGE_MACSTAT_MI_COMPLETE|
1733 BGE_MACSTAT_LINK_CHANGED);
1734
984263bc
MD
1735 /* Enable link state change attentions. */
1736 BGE_SETBIT(sc, BGE_MAC_EVT_ENB, BGE_EVTENB_LINK_CHANGED);
1737
1738 return(0);
1739}
1740
1741/*
1742 * Probe for a Broadcom chip. Check the PCI vendor and device IDs
1743 * against our list and return its name if we find a match. Note
1744 * that since the Broadcom controller contains VPD support, we
1745 * can get the device name string from the controller itself instead
1746 * of the compiled-in string. This is a little slow, but it guarantees
1747 * we'll always announce the right product name.
1748 */
1749static int
33c39a69 1750bge_probe(device_t dev)
984263bc 1751{
d265721a 1752 const struct bge_type *t;
33c39a69
JS
1753 uint16_t product, vendor;
1754
1755 product = pci_get_device(dev);
1756 vendor = pci_get_vendor(dev);
1757
1758 for (t = bge_devs; t->bge_name != NULL; t++) {
1759 if (vendor == t->bge_vid && product == t->bge_did)
1760 break;
1761 }
33c39a69
JS
1762 if (t->bge_name == NULL)
1763 return(ENXIO);
984263bc 1764
d265721a
SZ
1765 device_set_desc(dev, t->bge_name);
1766 if (pci_get_subvendor(dev) == PCI_VENDOR_DELL) {
1767 struct bge_softc *sc = device_get_softc(dev);
0ecb11d7 1768 sc->bge_flags |= BGE_FLAG_NO_3LED;
d265721a 1769 }
33c39a69 1770 return(0);
984263bc
MD
1771}
1772
1773static int
33c39a69 1774bge_attach(device_t dev)
984263bc 1775{
984263bc
MD
1776 struct ifnet *ifp;
1777 struct bge_softc *sc;
33c39a69 1778 uint32_t hwcfg = 0;
c6fd6f3b 1779 int error = 0, rid;
0a8b5977 1780 uint8_t ether_addr[ETHER_ADDR_LEN];
984263bc 1781
984263bc 1782 sc = device_get_softc(dev);
984263bc 1783 sc->bge_dev = dev;
263489fb 1784 callout_init(&sc->bge_stat_timer);
16dca0df 1785 lwkt_serialize_init(&sc->bge_jslot_serializer);
984263bc 1786
591dfc77
SZ
1787#ifndef BURN_BRIDGES
1788 if (pci_get_powerstate(dev) != PCI_POWERSTATE_D0) {
1789 uint32_t irq, mem;
1790
1791 irq = pci_read_config(dev, PCIR_INTLINE, 4);
1792 mem = pci_read_config(dev, BGE_PCI_BAR0, 4);
1793
1794 device_printf(dev, "chip is in D%d power mode "
1795 "-- setting to D0\n", pci_get_powerstate(dev));
1796
1797 pci_set_powerstate(dev, PCI_POWERSTATE_D0);
1798
1799 pci_write_config(dev, PCIR_INTLINE, irq, 4);
1800 pci_write_config(dev, BGE_PCI_BAR0, mem, 4);
1801 }
1802#endif /* !BURN_BRIDGE */
1803
984263bc
MD
1804 /*
1805 * Map control/status registers.
1806 */
cc8ddf9e 1807 pci_enable_busmaster(dev);
984263bc
MD
1808
1809 rid = BGE_PCI_BAR0;
cc8ddf9e
JS
1810 sc->bge_res = bus_alloc_resource_any(dev, SYS_RES_MEMORY, &rid,
1811 RF_ACTIVE);
984263bc
MD
1812
1813 if (sc->bge_res == NULL) {
c6fd6f3b 1814 device_printf(dev, "couldn't map memory\n");
baf731bb 1815 return ENXIO;
984263bc
MD
1816 }
1817
1818 sc->bge_btag = rman_get_bustag(sc->bge_res);
1819 sc->bge_bhandle = rman_get_bushandle(sc->bge_res);
984263bc 1820
d265721a 1821 /* Save various chip information */
9a6ee7e2 1822 sc->bge_chipid =
f47afe1a
MN
1823 pci_read_config(dev, BGE_PCI_MISC_CTL, 4) >>
1824 BGE_PCIMISCCTL_ASICREV_SHIFT;
1825 if (BGE_ASICREV(sc->bge_chipid) == BGE_ASICREV_USE_PRODID_REG)
1826 sc->bge_chipid = pci_read_config(dev, BGE_PCI_PRODID_ASICREV, 4);
9a6ee7e2
JS
1827 sc->bge_asicrev = BGE_ASICREV(sc->bge_chipid);
1828 sc->bge_chiprev = BGE_CHIPREV(sc->bge_chipid);
1829
0ecb11d7
SZ
1830 /* Save chipset family. */
1831 switch (sc->bge_asicrev) {
f47afe1a
MN
1832 case BGE_ASICREV_BCM5755:
1833 case BGE_ASICREV_BCM5761:
1834 case BGE_ASICREV_BCM5784:
1835 case BGE_ASICREV_BCM5785:
1836 case BGE_ASICREV_BCM5787:
1837 case BGE_ASICREV_BCM57780:
1838 sc->bge_flags |= BGE_FLAG_5755_PLUS | BGE_FLAG_575X_PLUS |
1839 BGE_FLAG_5705_PLUS;
1840 break;
1841
0ecb11d7
SZ
1842 case BGE_ASICREV_BCM5700:
1843 case BGE_ASICREV_BCM5701:
1844 case BGE_ASICREV_BCM5703:
1845 case BGE_ASICREV_BCM5704:
1846 sc->bge_flags |= BGE_FLAG_5700_FAMILY | BGE_FLAG_JUMBO;
1847 break;
1848
1849 case BGE_ASICREV_BCM5714_A0:
1850 case BGE_ASICREV_BCM5780:
1851 case BGE_ASICREV_BCM5714:
1852 sc->bge_flags |= BGE_FLAG_5714_FAMILY;
1853 /* Fall through */
1854
1855 case BGE_ASICREV_BCM5750:
1856 case BGE_ASICREV_BCM5752:
591dfc77 1857 case BGE_ASICREV_BCM5906:
0ecb11d7
SZ
1858 sc->bge_flags |= BGE_FLAG_575X_PLUS;
1859 /* Fall through */
1860
1861 case BGE_ASICREV_BCM5705:
1862 sc->bge_flags |= BGE_FLAG_5705_PLUS;
1863 break;
1864 }
9a6ee7e2 1865
591dfc77
SZ
1866 if (sc->bge_asicrev == BGE_ASICREV_BCM5906)
1867 sc->bge_flags |= BGE_FLAG_NO_EEPROM;
1868
9a6ee7e2 1869 /*
0ecb11d7 1870 * Set various quirk flags.
9a6ee7e2 1871 */
9a6ee7e2 1872
0ecb11d7
SZ
1873 sc->bge_flags |= BGE_FLAG_ETH_WIRESPEED;
1874 if (sc->bge_asicrev == BGE_ASICREV_BCM5700 ||
1875 (sc->bge_asicrev == BGE_ASICREV_BCM5705 &&
1876 (sc->bge_chipid != BGE_CHIPID_BCM5705_A0 &&
1877 sc->bge_chipid != BGE_CHIPID_BCM5705_A1)) ||
1878 sc->bge_asicrev == BGE_ASICREV_BCM5906)
1879 sc->bge_flags &= ~BGE_FLAG_ETH_WIRESPEED;
1880
1881 if (sc->bge_chipid == BGE_CHIPID_BCM5701_A0 ||
1882 sc->bge_chipid == BGE_CHIPID_BCM5701_B0)
1883 sc->bge_flags |= BGE_FLAG_CRC_BUG;
1884
1885 if (sc->bge_chiprev == BGE_CHIPREV_5703_AX ||
1886 sc->bge_chiprev == BGE_CHIPREV_5704_AX)
1887 sc->bge_flags |= BGE_FLAG_ADC_BUG;
1888
1889 if (sc->bge_chipid == BGE_CHIPID_BCM5704_A0)
1890 sc->bge_flags |= BGE_FLAG_5704_A0_BUG;
1891
f47afe1a
MN
1892 if (BGE_IS_5705_PLUS(sc) &&
1893 !(sc->bge_flags & BGE_FLAG_ADJUST_TRIM)) {
0ecb11d7 1894 if (sc->bge_asicrev == BGE_ASICREV_BCM5755 ||
f47afe1a
MN
1895 sc->bge_asicrev == BGE_ASICREV_BCM5761 ||
1896 sc->bge_asicrev == BGE_ASICREV_BCM5784 ||
0ecb11d7 1897 sc->bge_asicrev == BGE_ASICREV_BCM5787) {
f47afe1a
MN
1898 if (sc->bge_chipid != BGE_CHIPID_BCM5722_A0)
1899 sc->bge_flags |= BGE_FLAG_JITTER_BUG;
0ecb11d7
SZ
1900 } else if (sc->bge_asicrev != BGE_ASICREV_BCM5906) {
1901 sc->bge_flags |= BGE_FLAG_BER_BUG;
9a6ee7e2
JS
1902 }
1903 }
1904
0ecb11d7
SZ
1905 /* Allocate interrupt */
1906 rid = 0;
1907
1908 sc->bge_irq = bus_alloc_resource_any(dev, SYS_RES_IRQ, &rid,
1909 RF_SHAREABLE | RF_ACTIVE);
1910
1911 if (sc->bge_irq == NULL) {
1912 device_printf(dev, "couldn't map interrupt\n");
1913 error = ENXIO;
1914 goto fail;
1915 }
1916
1917 /*
1918 * Check if this is a PCI-X or PCI Express device.
1919 */
1920 if (BGE_IS_5705_PLUS(sc)) {
32159cc2 1921 if (pci_is_pcie(dev)) {
0ecb11d7 1922 sc->bge_flags |= BGE_FLAG_PCIE;
01c9014b 1923 pcie_set_max_readrq(dev, PCIEM_DEVCTL_MAX_READRQ_4096);
671bd7ed 1924 }
0ecb11d7
SZ
1925 } else {
1926 /*
1927 * Check if the device is in PCI-X Mode.
1928 * (This bit is not valid on PCI Express controllers.)
1929 */
1930 if ((pci_read_config(sc->bge_dev, BGE_PCI_PCISTATE, 4) &
1931 BGE_PCISTATE_PCI_BUSMODE) == 0)
1932 sc->bge_flags |= BGE_FLAG_PCIX;
1933 }
1934
d265721a
SZ
1935 device_printf(dev, "CHIP ID 0x%08x; "
1936 "ASIC REV 0x%02x; CHIP REV 0x%02x; %s\n",
1937 sc->bge_chipid, sc->bge_asicrev, sc->bge_chiprev,
1938 (sc->bge_flags & BGE_FLAG_PCIX) ? "PCI-X"
1939 : ((sc->bge_flags & BGE_FLAG_PCIE) ?
1940 "PCI-E" : "PCI"));
b197e64e 1941
c6fd6f3b
JS
1942 ifp = &sc->arpcom.ac_if;
1943 if_initname(ifp, device_get_name(dev), device_get_unit(dev));
984263bc
MD
1944
1945 /* Try to reset the chip. */
1946 bge_reset(sc);
1947
1948 if (bge_chipinit(sc)) {
c6fd6f3b 1949 device_printf(dev, "chip initialization failed\n");
984263bc
MD
1950 error = ENXIO;
1951 goto fail;
1952 }
1953
1954 /*
591dfc77 1955 * Get station address
984263bc 1956 */
591dfc77
SZ
1957 error = bge_get_eaddr(sc, ether_addr);
1958 if (error) {
c6fd6f3b 1959 device_printf(dev, "failed to read station address\n");
984263bc
MD
1960 goto fail;
1961 }
1962
20c9a969 1963 /* 5705/5750 limits RX return ring to 512 entries. */
0ecb11d7 1964 if (BGE_IS_5705_PLUS(sc))
20c9a969
SZ
1965 sc->bge_return_ring_cnt = BGE_RETURN_RING_CNT_5705;
1966 else
1967 sc->bge_return_ring_cnt = BGE_RETURN_RING_CNT;
984263bc 1968
20c9a969
SZ
1969 error = bge_dma_alloc(sc);
1970 if (error)
984263bc 1971 goto fail;
984263bc
MD
1972
1973 /* Set default tuneable values. */
1974 sc->bge_stat_ticks = BGE_TICKS_PER_SEC;
055d06f0
SZ
1975 sc->bge_rx_coal_ticks = bge_rx_coal_ticks;
1976 sc->bge_tx_coal_ticks = bge_tx_coal_ticks;
1977 sc->bge_rx_max_coal_bds = bge_rx_max_coal_bds;
1978 sc->bge_tx_max_coal_bds = bge_tx_max_coal_bds;
984263bc
MD
1979
1980 /* Set up ifnet structure */
984263bc 1981 ifp->if_softc = sc;
984263bc
MD
1982 ifp->if_flags = IFF_BROADCAST | IFF_SIMPLEX | IFF_MULTICAST;
1983 ifp->if_ioctl = bge_ioctl;
984263bc 1984 ifp->if_start = bge_start;
315fe0ee
MD
1985#ifdef DEVICE_POLLING
1986 ifp->if_poll = bge_poll;
1987#endif
984263bc
MD
1988 ifp->if_watchdog = bge_watchdog;
1989 ifp->if_init = bge_init;
1990 ifp->if_mtu = ETHERMTU;
cb623c48 1991 ifp->if_capabilities = IFCAP_VLAN_HWTAGGING | IFCAP_VLAN_MTU;
936ff230
JS
1992 ifq_set_maxlen(&ifp->if_snd, BGE_TX_RING_CNT - 1);
1993 ifq_set_ready(&ifp->if_snd);
cb623c48
SZ
1994
1995 /*
1996 * 5700 B0 chips do not support checksumming correctly due
1997 * to hardware bugs.
1998 */
1999 if (sc->bge_chipid != BGE_CHIPID_BCM5700_B0) {
2000 ifp->if_capabilities |= IFCAP_HWCSUM;
2001 ifp->if_hwassist = BGE_CSUM_FEATURES;
2002 }
984263bc
MD
2003 ifp->if_capenable = ifp->if_capabilities;
2004
984263bc
MD
2005 /*
2006 * Figure out what sort of media we have by checking the
2007 * hardware config word in the first 32k of NIC internal memory,
2008 * or fall back to examining the EEPROM if necessary.
2009 * Note: on some BCM5700 cards, this value appears to be unset.
2010 * If that's the case, we have to rely on identifying the NIC
2011 * by its PCI subsystem ID, as we do below for the SysKonnect
2012 * SK-9D41.
2013 */
2014 if (bge_readmem_ind(sc, BGE_SOFTWARE_GENCOMM_SIG) == BGE_MAGIC_NUMBER)
2015 hwcfg = bge_readmem_ind(sc, BGE_SOFTWARE_GENCOMM_NICCFG);
2016 else {
7b47d9c2
SZ
2017 if (bge_read_eeprom(sc, (caddr_t)&hwcfg, BGE_EE_HWCFG_OFFSET,
2018 sizeof(hwcfg))) {
2019 device_printf(dev, "failed to read EEPROM\n");
2020 error = ENXIO;
2021 goto fail;
2022 }
984263bc
MD
2023 hwcfg = ntohl(hwcfg);
2024 }
2025
2026 if ((hwcfg & BGE_HWCFG_MEDIA) == BGE_MEDIA_FIBER)
0ecb11d7 2027 sc->bge_flags |= BGE_FLAG_TBI;
984263bc
MD
2028
2029 /* The SysKonnect SK-9D41 is a 1000baseSX card. */
cc8ddf9e 2030 if (pci_get_subvendor(dev) == PCI_PRODUCT_SCHNEIDERKOCH_SK_9D41)
0ecb11d7 2031 sc->bge_flags |= BGE_FLAG_TBI;
984263bc 2032
0ecb11d7 2033 if (sc->bge_flags & BGE_FLAG_TBI) {
984263bc
MD
2034 ifmedia_init(&sc->bge_ifmedia, IFM_IMASK,
2035 bge_ifmedia_upd, bge_ifmedia_sts);
2036 ifmedia_add(&sc->bge_ifmedia, IFM_ETHER|IFM_1000_SX, 0, NULL);
2037 ifmedia_add(&sc->bge_ifmedia,
2038 IFM_ETHER|IFM_1000_SX|IFM_FDX, 0, NULL);
2039 ifmedia_add(&sc->bge_ifmedia, IFM_ETHER|IFM_AUTO, 0, NULL);
2040 ifmedia_set(&sc->bge_ifmedia, IFM_ETHER|IFM_AUTO);
70059b3c 2041 sc->bge_ifmedia.ifm_media = sc->bge_ifmedia.ifm_cur->ifm_media;
984263bc
MD
2042 } else {
2043 /*
2044 * Do transceiver setup.
2045 */
2046 if (mii_phy_probe(dev, &sc->bge_miibus,
2047 bge_ifmedia_upd, bge_ifmedia_sts)) {
c6fd6f3b 2048 device_printf(dev, "MII without any PHY!\n");
984263bc
MD
2049 error = ENXIO;
2050 goto fail;
2051 }
2052 }
2053
2054 /*
2055 * When using the BCM5701 in PCI-X mode, data corruption has
2056 * been observed in the first few bytes of some received packets.
2057 * Aligning the packet buffer in memory eliminates the corruption.
2058 * Unfortunately, this misaligns the packet payloads. On platforms
2059 * which do not support unaligned accesses, we will realign the
2060 * payloads by copying the received packets.
2061 */
0ecb11d7
SZ
2062 if (sc->bge_asicrev == BGE_ASICREV_BCM5701 &&
2063 (sc->bge_flags & BGE_FLAG_PCIX))
2064 sc->bge_flags |= BGE_FLAG_RX_ALIGNBUG;
984263bc 2065
db861466
SZ
2066 if (sc->bge_asicrev == BGE_ASICREV_BCM5700 &&
2067 sc->bge_chipid != BGE_CHIPID_BCM5700_B2) {
2068 sc->bge_link_upd = bge_bcm5700_link_upd;
2069 sc->bge_link_chg = BGE_MACSTAT_MI_INTERRUPT;
0ecb11d7 2070 } else if (sc->bge_flags & BGE_FLAG_TBI) {
db861466
SZ
2071 sc->bge_link_upd = bge_tbi_link_upd;
2072 sc->bge_link_chg = BGE_MACSTAT_LINK_CHANGED;
2073 } else {
2074 sc->bge_link_upd = bge_copper_link_upd;
2075 sc->bge_link_chg = BGE_MACSTAT_LINK_CHANGED;
2076 }
2077
984263bc 2078 /*
055d06f0
SZ
2079 * Create sysctl nodes.
2080 */
2081 sysctl_ctx_init(&sc->bge_sysctl_ctx);
2082 sc->bge_sysctl_tree = SYSCTL_ADD_NODE(&sc->bge_sysctl_ctx,
2083 SYSCTL_STATIC_CHILDREN(_hw),
2084 OID_AUTO,
2085 device_get_nameunit(dev),
2086 CTLFLAG_RD, 0, "");
2087 if (sc->bge_sysctl_tree == NULL) {
2088 device_printf(dev, "can't add sysctl node\n");
2089 error = ENXIO;
2090 goto fail;
2091 }
2092
2093 SYSCTL_ADD_PROC(&sc->bge_sysctl_ctx,
2094 SYSCTL_CHILDREN(sc->bge_sysctl_tree),
2095 OID_AUTO, "rx_coal_ticks",
2096 CTLTYPE_INT | CTLFLAG_RW,
2097 sc, 0, bge_sysctl_rx_coal_ticks, "I",
2098 "Receive coalescing ticks (usec).");
2099 SYSCTL_ADD_PROC(&sc->bge_sysctl_ctx,
2100 SYSCTL_CHILDREN(sc->bge_sysctl_tree),
2101 OID_AUTO, "tx_coal_ticks",
2102 CTLTYPE_INT | CTLFLAG_RW,
2103 sc, 0, bge_sysctl_tx_coal_ticks, "I",
2104 "Transmit coalescing ticks (usec).");
2105 SYSCTL_ADD_PROC(&sc->bge_sysctl_ctx,
2106 SYSCTL_CHILDREN(sc->bge_sysctl_tree),
2107 OID_AUTO, "rx_max_coal_bds",
2108 CTLTYPE_INT | CTLFLAG_RW,
2109 sc, 0, bge_sysctl_rx_max_coal_bds, "I",
2110 "Receive max coalesced BD count.");
2111 SYSCTL_ADD_PROC(&sc->bge_sysctl_ctx,
2112 SYSCTL_CHILDREN(sc->bge_sysctl_tree),
2113 OID_AUTO, "tx_max_coal_bds",
2114 CTLTYPE_INT | CTLFLAG_RW,
2115 sc, 0, bge_sysctl_tx_max_coal_bds, "I",
2116 "Transmit max coalesced BD count.");
2117
2118 /*
984263bc
MD
2119 * Call MI attach routine.
2120 */
78195a76 2121 ether_ifattach(ifp, ether_addr, NULL);
984263bc 2122
95893fe4 2123 error = bus_setup_intr(dev, sc->bge_irq, INTR_MPSAFE,
78195a76
MD
2124 bge_intr, sc, &sc->bge_intrhand,
2125 ifp->if_serializer);
9a717c15
JS
2126 if (error) {
2127 ether_ifdetach(ifp);
2128 device_printf(dev, "couldn't set up irq\n");
2129 goto fail;
2130 }
9db4b353 2131
28e81a28 2132 ifp->if_cpuid = rman_get_cpuid(sc->bge_irq);
9db4b353
SZ
2133 KKASSERT(ifp->if_cpuid >= 0 && ifp->if_cpuid < ncpus);
2134
9a717c15 2135 return(0);
984263bc 2136fail:
9a717c15 2137 bge_detach(dev);
984263bc
MD
2138 return(error);
2139}
2140
2141static int
33c39a69 2142bge_detach(device_t dev)
984263bc 2143{
9a717c15 2144 struct bge_softc *sc = device_get_softc(dev);
984263bc 2145
9a717c15 2146 if (device_is_attached(dev)) {
baf731bb
SZ
2147 struct ifnet *ifp = &sc->arpcom.ac_if;
2148
cdf89432 2149 lwkt_serialize_enter(ifp->if_serializer);
9a717c15
JS
2150 bge_stop(sc);
2151 bge_reset(sc);
cdf89432
SZ
2152 bus_teardown_intr(dev, sc->bge_irq, sc->bge_intrhand);
2153 lwkt_serialize_exit(ifp->if_serializer);
984263bc 2154
cdf89432
SZ
2155 ether_ifdetach(ifp);
2156 }
baf731bb 2157
0ecb11d7 2158 if (sc->bge_flags & BGE_FLAG_TBI)
984263bc 2159 ifmedia_removeall(&sc->bge_ifmedia);
cbf32d7e 2160 if (sc->bge_miibus)
984263bc 2161 device_delete_child(dev, sc->bge_miibus);
9a717c15 2162 bus_generic_detach(dev);
984263bc 2163
984263bc
MD
2164 if (sc->bge_irq != NULL)
2165 bus_release_resource(dev, SYS_RES_IRQ, 0, sc->bge_irq);
2166
2167 if (sc->bge_res != NULL)
2168 bus_release_resource(dev, SYS_RES_MEMORY,
2169 BGE_PCI_BAR0, sc->bge_res);
baf731bb 2170
055d06f0
SZ
2171 if (sc->bge_sysctl_tree != NULL)
2172 sysctl_ctx_free(&sc->bge_sysctl_ctx);
2173
baf731bb
SZ
2174 bge_dma_free(sc);
2175
2176 return 0;
984263bc
MD
2177}
2178
2179static void
33c39a69 2180bge_reset(struct bge_softc *sc)
984263bc
MD
2181{
2182 device_t dev;
9a6ee7e2 2183 uint32_t cachesize, command, pcistate, reset;
0ecb11d7 2184 void (*write_op)(struct bge_softc *, uint32_t, uint32_t);
984263bc
MD
2185 int i, val = 0;
2186
2187 dev = sc->bge_dev;
2188
591dfc77
SZ
2189 if (BGE_IS_575X_PLUS(sc) && !BGE_IS_5714_FAMILY(sc) &&
2190 sc->bge_asicrev != BGE_ASICREV_BCM5906) {
0ecb11d7
SZ
2191 if (sc->bge_flags & BGE_FLAG_PCIE)
2192 write_op = bge_writemem_direct;
2193 else
2194 write_op = bge_writemem_ind;
2195 } else {
2196 write_op = bge_writereg_ind;
2197 }
2198
984263bc
MD
2199 /* Save some important PCI state. */
2200 cachesize = pci_read_config(dev, BGE_PCI_CACHESZ, 4);
2201 command = pci_read_config(dev, BGE_PCI_CMD, 4);
2202 pcistate = pci_read_config(dev, BGE_PCI_PCISTATE, 4);
2203
2204 pci_write_config(dev, BGE_PCI_MISC_CTL,
2205 BGE_PCIMISCCTL_INDIRECT_ACCESS|BGE_PCIMISCCTL_MASK_PCI_INTR|
20c9a969 2206 BGE_HIF_SWAP_OPTIONS|BGE_PCIMISCCTL_PCISTATE_RW, 4);
984263bc 2207
0ecb11d7
SZ
2208 /* Disable fastboot on controllers that support it. */
2209 if (sc->bge_asicrev == BGE_ASICREV_BCM5752 ||
832863d2 2210 BGE_IS_5755_PLUS(sc)) {
0ecb11d7
SZ
2211 if (bootverbose)
2212 if_printf(&sc->arpcom.ac_if, "Disabling fastboot\n");
2213 CSR_WRITE_4(sc, BGE_FASTBOOT_PC, 0x0);
2214 }
2215
2216 /*
2217 * Write the magic number to SRAM at offset 0xB50.
2218 * When firmware finishes its initialization it will
2219 * write ~BGE_MAGIC_NUMBER to the same location.
2220 */
2221 bge_writemem_ind(sc, BGE_SOFTWARE_GENCOMM, BGE_MAGIC_NUMBER);
2222
9a6ee7e2
JS
2223 reset = BGE_MISCCFG_RESET_CORE_CLOCKS|(65<<1);
2224
2225 /* XXX: Broadcom Linux driver. */
0ecb11d7 2226 if (sc->bge_flags & BGE_FLAG_PCIE) {
9a6ee7e2
JS
2227 if (CSR_READ_4(sc, 0x7e2c) == 0x60) /* PCIE 1.0 */
2228 CSR_WRITE_4(sc, 0x7e2c, 0x20);
2229 if (sc->bge_chipid != BGE_CHIPID_BCM5750_A0) {
2230 /* Prevent PCIE link training during global reset */
2231 CSR_WRITE_4(sc, BGE_MISC_CFG, (1<<29));
2232 reset |= (1<<29);
2233 }
2234 }
2235
0ecb11d7
SZ
2236 /*
2237 * Set GPHY Power Down Override to leave GPHY
2238 * powered up in D0 uninitialized.
2239 */
2240 if (BGE_IS_5705_PLUS(sc))
2241 reset |= 0x04000000;
2242
984263bc 2243 /* Issue global reset */
0ecb11d7 2244 write_op(sc, BGE_MISC_CFG, reset);
984263bc 2245
591dfc77
SZ
2246 if (sc->bge_asicrev == BGE_ASICREV_BCM5906) {
2247 uint32_t status, ctrl;
2248
2249 status = CSR_READ_4(sc, BGE_VCPU_STATUS);
2250 CSR_WRITE_4(sc, BGE_VCPU_STATUS,
2251 status | BGE_VCPU_STATUS_DRV_RESET);
2252 ctrl = CSR_READ_4(sc, BGE_VCPU_EXT_CTRL);
2253 CSR_WRITE_4(sc, BGE_VCPU_EXT_CTRL,
2254 ctrl & ~BGE_VCPU_EXT_CTRL_HALT_CPU);
2255 }
2256
984263bc
MD
2257 DELAY(1000);
2258
9a6ee7e2 2259 /* XXX: Broadcom Linux driver. */
0ecb11d7 2260 if (sc->bge_flags & BGE_FLAG_PCIE) {
9a6ee7e2
JS
2261 if (sc->bge_chipid == BGE_CHIPID_BCM5750_A0) {
2262 uint32_t v;
2263
2264 DELAY(500000); /* wait for link training to complete */
2265 v = pci_read_config(dev, 0xc4, 4);
2266 pci_write_config(dev, 0xc4, v | (1<<15), 4);
2267 }
0ecb11d7
SZ
2268 /*
2269 * Set PCIE max payload size to 128 bytes and
2270 * clear error status.
2271 */
9a6ee7e2
JS
2272 pci_write_config(dev, 0xd8, 0xf5000, 4);
2273 }
2274
984263bc
MD
2275 /* Reset some of the PCI state that got zapped by reset */
2276 pci_write_config(dev, BGE_PCI_MISC_CTL,
2277 BGE_PCIMISCCTL_INDIRECT_ACCESS|BGE_PCIMISCCTL_MASK_PCI_INTR|
20c9a969 2278 BGE_HIF_SWAP_OPTIONS|BGE_PCIMISCCTL_PCISTATE_RW, 4);
984263bc
MD
2279 pci_write_config(dev, BGE_PCI_CACHESZ, cachesize, 4);
2280 pci_write_config(dev, BGE_PCI_CMD, command, 4);
0ecb11d7 2281 write_op(sc, BGE_MISC_CFG, (65 << 1));
984263bc 2282
a313b56f 2283 /* Enable memory arbiter. */
0ecb11d7
SZ
2284 if (BGE_IS_5714_FAMILY(sc)) {
2285 uint32_t val;
2286
2287 val = CSR_READ_4(sc, BGE_MARB_MODE);
2288 CSR_WRITE_4(sc, BGE_MARB_MODE, BGE_MARBMODE_ENABLE | val);
2289 } else {
a313b56f 2290 CSR_WRITE_4(sc, BGE_MARB_MODE, BGE_MARBMODE_ENABLE);
0ecb11d7 2291 }
a313b56f 2292
591dfc77
SZ
2293 if (sc->bge_asicrev == BGE_ASICREV_BCM5906) {
2294 for (i = 0; i < BGE_TIMEOUT; i++) {
2295 val = CSR_READ_4(sc, BGE_VCPU_STATUS);
2296 if (val & BGE_VCPU_STATUS_INIT_DONE)
2297 break;
2298 DELAY(100);
2299 }
2300 if (i == BGE_TIMEOUT) {
2301 if_printf(&sc->arpcom.ac_if, "reset timed out\n");
2302 return;
2303 }
2304 } else {
2305 /*
2306 * Poll until we see the 1's complement of the magic number.
2307 * This indicates that the firmware initialization
2308 * is complete.
2309 */
d880f7b3 2310 for (i = 0; i < BGE_FIRMWARE_TIMEOUT; i++) {
591dfc77
SZ
2311 val = bge_readmem_ind(sc, BGE_SOFTWARE_GENCOMM);
2312 if (val == ~BGE_MAGIC_NUMBER)
2313 break;
2314 DELAY(10);
2315 }
d880f7b3 2316 if (i == BGE_FIRMWARE_TIMEOUT) {
591dfc77
SZ
2317 if_printf(&sc->arpcom.ac_if, "firmware handshake "
2318 "timed out, found 0x%08x\n", val);
2319 return;
2320 }
984263bc
MD
2321 }
2322
2323 /*
2324 * XXX Wait for the value of the PCISTATE register to
2325 * return to its original pre-reset state. This is a
2326 * fairly good indicator of reset completion. If we don't
2327 * wait for the reset to fully complete, trying to read
2328 * from the device's non-PCI registers may yield garbage
2329 * results.
2330 */
2331 for (i = 0; i < BGE_TIMEOUT; i++) {
2332 if (pci_read_config(dev, BGE_PCI_PCISTATE, 4) == pcistate)
2333 break;
2334 DELAY(10);
2335 }
2336
0ecb11d7
SZ
2337 if (sc->bge_flags & BGE_FLAG_PCIE) {
2338 reset = bge_readmem_ind(sc, 0x7c00);
2339 bge_writemem_ind(sc, 0x7c00, reset | (1 << 25));
2340 }
2341
984263bc 2342 /* Fix up byte swapping */
20c9a969 2343 CSR_WRITE_4(sc, BGE_MODE_CTL, BGE_DMA_SWAP_OPTIONS |
984263bc
MD
2344 BGE_MODECTL_BYTESWAP_DATA);
2345
2346 CSR_WRITE_4(sc, BGE_MAC_MODE, 0);
2347
70059b3c
JS
2348 /*
2349 * The 5704 in TBI mode apparently needs some special
2350 * adjustment to insure the SERDES drive level is set
2351 * to 1.2V.
2352 */
0ecb11d7
SZ
2353 if (sc->bge_asicrev == BGE_ASICREV_BCM5704 &&
2354 (sc->bge_flags & BGE_FLAG_TBI)) {
70059b3c
JS
2355 uint32_t serdescfg;
2356
2357 serdescfg = CSR_READ_4(sc, BGE_SERDES_CFG);
2358 serdescfg = (serdescfg & ~0xFFF) | 0x880;
2359 CSR_WRITE_4(sc, BGE_SERDES_CFG, serdescfg);
2360 }
2361
9a6ee7e2 2362 /* XXX: Broadcom Linux driver. */
0ecb11d7
SZ
2363 if ((sc->bge_flags & BGE_FLAG_PCIE) &&
2364 sc->bge_chipid != BGE_CHIPID_BCM5750_A0) {
9a6ee7e2 2365 uint32_t v;
984263bc 2366
9a6ee7e2
JS
2367 v = CSR_READ_4(sc, 0x7c00);
2368 CSR_WRITE_4(sc, 0x7c00, v | (1<<25));
2369 }
2370
2371 DELAY(10000);
984263bc
MD
2372}
2373
2374/*
2375 * Frame reception handling. This is called if there's a frame
2376 * on the receive return list.
2377 *
2378 * Note: we have to be able to handle two possibilities here:
2379 * 1) the frame is from the jumbo recieve ring
2380 * 2) the frame is from the standard receive ring
2381 */
2382
2383static void
33c39a69 2384bge_rxeof(struct bge_softc *sc)
984263bc
MD
2385{
2386 struct ifnet *ifp;
2387 int stdcnt = 0, jumbocnt = 0;
2388
449e06cc 2389 if (sc->bge_rx_saved_considx ==
20c9a969 2390 sc->bge_ldata.bge_status_block->bge_idx[0].bge_rx_prod_idx)
449e06cc
SZ
2391 return;
2392
984263bc
MD
2393 ifp = &sc->arpcom.ac_if;
2394
20c9a969
SZ
2395 while (sc->bge_rx_saved_considx !=
2396 sc->bge_ldata.bge_status_block->bge_idx[0].bge_rx_prod_idx) {
984263bc 2397 struct bge_rx_bd *cur_rx;
33c39a69 2398 uint32_t rxidx;
984263bc 2399 struct mbuf *m = NULL;
33c39a69 2400 uint16_t vlan_tag = 0;
984263bc
MD
2401 int have_tag = 0;
2402
2403 cur_rx =
20c9a969 2404 &sc->bge_ldata.bge_rx_return_ring[sc->bge_rx_saved_considx];
984263bc
MD
2405
2406 rxidx = cur_rx->bge_idx;
7e40b8c5 2407 BGE_INC(sc->bge_rx_saved_considx, sc->bge_return_ring_cnt);
6b880771 2408 logif(rx_pkt);
984263bc
MD
2409
2410 if (cur_rx->bge_flags & BGE_RXBDFLAG_VLAN_TAG) {
2411 have_tag = 1;
2412 vlan_tag = cur_rx->bge_vlan_tag;
2413 }
2414
2415 if (cur_rx->bge_flags & BGE_RXBDFLAG_JUMBO_RING) {
2416 BGE_INC(sc->bge_jumbo, BGE_JUMBO_RX_RING_CNT);
984263bc 2417 jumbocnt++;
1436f9a0
SZ
2418
2419 if (rxidx != sc->bge_jumbo) {
2420 ifp->if_ierrors++;
2421 if_printf(ifp, "sw jumbo index(%d) "
2422 "and hw jumbo index(%d) mismatch, drop!\n",
2423 sc->bge_jumbo, rxidx);
2424 bge_setup_rxdesc_jumbo(sc, rxidx);
2425 continue;
2426 }
2427
2428 m = sc->bge_cdata.bge_rx_jumbo_chain[rxidx].bge_mbuf;
984263bc
MD
2429 if (cur_rx->bge_flags & BGE_RXBDFLAG_ERROR) {
2430 ifp->if_ierrors++;
1436f9a0 2431 bge_setup_rxdesc_jumbo(sc, sc->bge_jumbo);
984263bc
MD
2432 continue;
2433 }
1436f9a0 2434 if (bge_newbuf_jumbo(sc, sc->bge_jumbo, 0)) {
984263bc 2435 ifp->if_ierrors++;
1436f9a0 2436 bge_setup_rxdesc_jumbo(sc, sc->bge_jumbo);
984263bc
MD
2437 continue;
2438 }
2439 } else {
2440 BGE_INC(sc->bge_std, BGE_STD_RX_RING_CNT);
984263bc 2441 stdcnt++;
1436f9a0
SZ
2442
2443 if (rxidx != sc->bge_std) {
2444 ifp->if_ierrors++;
2445 if_printf(ifp, "sw std index(%d) "
2446 "and hw std index(%d) mismatch, drop!\n",
2447 sc->bge_std, rxidx);
2448 bge_setup_rxdesc_std(sc, rxidx);
2449 continue;
2450 }
2451
2452 m = sc->bge_cdata.bge_rx_std_chain[rxidx].bge_mbuf;
984263bc
MD
2453 if (cur_rx->bge_flags & BGE_RXBDFLAG_ERROR) {
2454 ifp->if_ierrors++;
1436f9a0 2455 bge_setup_rxdesc_std(sc, sc->bge_std);
984263bc
MD
2456 continue;
2457 }
1436f9a0 2458 if (bge_newbuf_std(sc, sc->bge_std, 0)) {
984263bc 2459 ifp->if_ierrors++;
1436f9a0 2460 bge_setup_rxdesc_std(sc, sc->bge_std);
984263bc
MD
2461 continue;
2462 }
2463 }
2464
2465 ifp->if_ipackets++;
2466#ifndef __i386__
2467 /*
2468 * The i386 allows unaligned accesses, but for other
2469 * platforms we must make sure the payload is aligned.
2470 */
0ecb11d7 2471 if (sc->bge_flags & BGE_FLAG_RX_ALIGNBUG) {
984263bc
MD
2472 bcopy(m->m_data, m->m_data + ETHER_ALIGN,
2473 cur_rx->bge_len);
2474 m->m_data += ETHER_ALIGN;
2475 }
2476#endif
160185fa 2477 m->m_pkthdr.len = m->m_len = cur_rx->bge_len - ETHER_CRC_LEN;
984263bc
MD
2478 m->m_pkthdr.rcvif = ifp;
2479
cb623c48
SZ
2480 if (ifp->if_capenable & IFCAP_RXCSUM) {
2481 if (cur_rx->bge_flags & BGE_RXBDFLAG_IP_CSUM) {
2482 m->m_pkthdr.csum_flags |= CSUM_IP_CHECKED;
2483 if ((cur_rx->bge_ip_csum ^ 0xffff) == 0)
2484 m->m_pkthdr.csum_flags |= CSUM_IP_VALID;
2485 }
17240569 2486 if ((cur_rx->bge_flags & BGE_RXBDFLAG_TCP_UDP_CSUM) &&
cb623c48 2487 m->m_pkthdr.len >= BGE_MIN_FRAME) {
984263bc 2488 m->m_pkthdr.csum_data =
17240569 2489 cur_rx->bge_tcp_udp_csum;
bf29e666
SZ
2490 m->m_pkthdr.csum_flags |=
2491 CSUM_DATA_VALID | CSUM_PSEUDO_HDR;
984263bc
MD
2492 }
2493 }
984263bc
MD
2494
2495 /*
2496 * If we received a packet with a vlan tag, pass it
2497 * to vlan_input() instead of ether_input().
2498 */
2499 if (have_tag) {
e6b5847c
SZ
2500 m->m_flags |= M_VLANTAG;
2501 m->m_pkthdr.ether_vlantag = vlan_tag;
984263bc 2502 have_tag = vlan_tag = 0;
984263bc 2503 }
eda7db08 2504 ifp->if_input(ifp, m);
984263bc
MD
2505 }
2506
591dfc77 2507 bge_writembx(sc, BGE_MBX_RX_CONS0_LO, sc->bge_rx_saved_considx);
984263bc 2508 if (stdcnt)
591dfc77 2509 bge_writembx(sc, BGE_MBX_RX_STD_PROD_LO, sc->bge_std);
984263bc 2510 if (jumbocnt)
591dfc77 2511 bge_writembx(sc, BGE_MBX_RX_JUMBO_PROD_LO, sc->bge_jumbo);
984263bc
MD
2512}
2513
2514static void
33c39a69 2515bge_txeof(struct bge_softc *sc)
984263bc
MD
2516{
2517 struct bge_tx_bd *cur_tx = NULL;
2518 struct ifnet *ifp;
2519
449e06cc 2520 if (sc->bge_tx_saved_considx ==
20c9a969 2521 sc->bge_ldata.bge_status_block->bge_idx[0].bge_tx_cons_idx)
449e06cc
SZ
2522 return;
2523
984263bc
MD
2524 ifp = &sc->arpcom.ac_if;
2525
2526 /*
2527 * Go through our tx ring and free mbufs for those
2528 * frames that have been sent.
2529 */
2530 while (sc->bge_tx_saved_considx !=
20c9a969
SZ
2531 sc->bge_ldata.bge_status_block->bge_idx[0].bge_tx_cons_idx) {
2532 uint32_t idx = 0;
984263bc
MD
2533
2534 idx = sc->bge_tx_saved_considx;
20c9a969 2535 cur_tx = &sc->bge_ldata.bge_tx_ring[idx];
984263bc
MD
2536 if (cur_tx->bge_flags & BGE_TXBDFLAG_END)
2537 ifp->if_opackets++;
2538 if (sc->bge_cdata.bge_tx_chain[idx] != NULL) {
ddca511d 2539 bus_dmamap_unload(sc->bge_cdata.bge_tx_mtag,
20c9a969 2540 sc->bge_cdata.bge_tx_dmamap[idx]);
984263bc
MD
2541 m_freem(sc->bge_cdata.bge_tx_chain[idx]);
2542 sc->bge_cdata.bge_tx_chain[idx] = NULL;
2543 }
2544 sc->bge_txcnt--;
2545 BGE_INC(sc->bge_tx_saved_considx, BGE_TX_RING_CNT);
6b880771 2546 logif(tx_pkt);
984263bc
MD
2547 }
2548
20c9a969
SZ
2549 if (cur_tx != NULL &&
2550 (BGE_TX_RING_CNT - sc->bge_txcnt) >=
2551 (BGE_NSEG_RSVD + BGE_NSEG_SPARE))
984263bc 2552 ifp->if_flags &= ~IFF_OACTIVE;
20c9a969 2553
142ca760
SZ
2554 if (sc->bge_txcnt == 0)
2555 ifp->if_timer = 0;
2556
20c9a969 2557 if (!ifq_is_empty(&ifp->if_snd))
9db4b353 2558 if_devstart(ifp);
984263bc
MD
2559}
2560
315fe0ee
MD
2561#ifdef DEVICE_POLLING
2562
2563static void
2564bge_poll(struct ifnet *ifp, enum poll_cmd cmd, int count)
2565{
2566 struct bge_softc *sc = ifp->if_softc;
2567 uint32_t status;
2568
2569 switch(cmd) {
2570 case POLL_REGISTER:
ba39cc82 2571 bge_disable_intr(sc);
315fe0ee
MD
2572 break;
2573 case POLL_DEREGISTER:
ba39cc82 2574 bge_enable_intr(sc);
315fe0ee
MD
2575 break;
2576 case POLL_AND_CHECK_STATUS:
315fe0ee
MD
2577 /*
2578 * Process link state changes.
2579 */
2580 status = CSR_READ_4(sc, BGE_MAC_STS);
2581 if ((status & sc->bge_link_chg) || sc->bge_link_evt) {
2582 sc->bge_link_evt = 0;
2583 sc->bge_link_upd(sc, status);
2584 }
2585 /* fall through */
2586 case POLL_ONLY:
2587 if (ifp->if_flags & IFF_RUNNING) {
2588 bge_rxeof(sc);
2589 bge_txeof(sc);
2590 }
2591 break;
2592 }
2593}
2594
2595#endif
2596
984263bc 2597static void
33c39a69 2598bge_intr(void *xsc)
984263bc 2599{
bf522c7f 2600 struct bge_softc *sc = xsc;
33c39a69 2601 struct ifnet *ifp = &sc->arpcom.ac_if;
6b880771
SZ
2602 uint32_t status;
2603
2604 logif(intr);
0029ccf6 2605
142ca760
SZ
2606 /*
2607 * Ack the interrupt by writing something to BGE_MBX_IRQ0_LO. Don't
2608 * disable interrupts by writing nonzero like we used to, since with
2609 * our current organization this just gives complications and
2610 * pessimizations for re-enabling interrupts. We used to have races
2611 * instead of the necessary complications. Disabling interrupts
2612 * would just reduce the chance of a status update while we are
2613 * running (by switching to the interrupt-mode coalescence
2614 * parameters), but this chance is already very low so it is more
2615 * efficient to get another interrupt than prevent it.
2616 *
2617 * We do the ack first to ensure another interrupt if there is a
2618 * status update after the ack. We don't check for the status
2619 * changing later because it is more efficient to get another
2620 * interrupt than prevent it, not quite as above (not checking is
2621 * a smaller optimization than not toggling the interrupt enable,
2622 * since checking doesn't involve PCI accesses and toggling require
2623 * the status check). So toggling would probably be a pessimization
2624 * even with MSI. It would only be needed for using a task queue.
2625 */
591dfc77 2626 bge_writembx(sc, BGE_MBX_IRQ0_LO, 0);
142ca760 2627
984263bc
MD
2628 /*
2629 * Process link state changes.
984263bc 2630 */
db861466
SZ
2631 status = CSR_READ_4(sc, BGE_MAC_STS);
2632 if ((status & sc->bge_link_chg) || sc->bge_link_evt) {
2633 sc->bge_link_evt = 0;
2634 sc->bge_link_upd(sc, status);
984263bc
MD
2635 }
2636
2637 if (ifp->if_flags & IFF_RUNNING) {
2638 /* Check RX return ring producer/consumer */
2639 bge_rxeof(sc);
2640
2641 /* Check TX ring producer/consumer */
2642 bge_txeof(sc);
2643 }
055d06f0
SZ
2644
2645 if (sc->bge_coal_chg)
2646 bge_coal_change(sc);
984263bc
MD
2647}
2648
2649static void
33c39a69 2650bge_tick(void *xsc)
984263bc 2651{
33c39a69
JS
2652 struct bge_softc *sc = xsc;
2653 struct ifnet *ifp = &sc->arpcom.ac_if;
78195a76
MD
2654
2655 lwkt_serialize_enter(ifp->if_serializer);
984263bc 2656
0ecb11d7 2657 if (BGE_IS_5705_PLUS(sc))
7e40b8c5
HP
2658 bge_stats_update_regs(sc);
2659 else
2660 bge_stats_update(sc);
9a717c15 2661
0ecb11d7 2662 if (sc->bge_flags & BGE_FLAG_TBI) {
db861466
SZ
2663 /*
2664 * Since in TBI mode auto-polling can't be used we should poll
2665 * link status manually. Here we register pending link event
2666 * and trigger interrupt.
2667 */
2668 sc->bge_link_evt++;
2669 BGE_SETBIT(sc, BGE_MISC_LOCAL_CTL, BGE_MLC_INTR_SET);
3f82ed83 2670 } else if (!sc->bge_link) {
db861466 2671 mii_tick(device_get_softc(sc->bge_miibus));
984263bc
MD
2672 }
2673
db861466
SZ
2674 callout_reset(&sc->bge_stat_timer, hz, bge_tick, sc);
2675
2676 lwkt_serialize_exit(ifp->if_serializer);
984263bc
MD
2677}
2678
2679static void
33c39a69 2680bge_stats_update_regs(struct bge_softc *sc)
7e40b8c5 2681{
33c39a69 2682 struct ifnet *ifp = &sc->arpcom.ac_if;
7e40b8c5 2683 struct bge_mac_stats_regs stats;
33c39a69 2684 uint32_t *s;
7e40b8c5
HP
2685 int i;
2686
33c39a69 2687 s = (uint32_t *)&stats;
7e40b8c5
HP
2688 for (i = 0; i < sizeof(struct bge_mac_stats_regs); i += 4) {
2689 *s = CSR_READ_4(sc, BGE_RX_STATS + i);
2690 s++;
2691 }
2692
2693 ifp->if_collisions +=
2694 (stats.dot3StatsSingleCollisionFrames +
2695 stats.dot3StatsMultipleCollisionFrames +
2696 stats.dot3StatsExcessiveCollisions +
2697 stats.dot3StatsLateCollisions) -
2698 ifp->if_collisions;
7e40b8c5
HP
2699}
2700
2701static void
33c39a69 2702bge_stats_update(struct bge_softc *sc)
984263bc 2703{
33c39a69 2704 struct ifnet *ifp = &sc->arpcom.ac_if;
20c9a969
SZ
2705 bus_size_t stats;
2706
2707 stats = BGE_MEMWIN_START + BGE_STATS_BLOCK;
984263bc 2708
20c9a969
SZ
2709#define READ_STAT(sc, stats, stat) \
2710 CSR_READ_4(sc, stats + offsetof(struct bge_stats, stat))
984263bc
MD
2711
2712 ifp->if_collisions +=
20c9a969
SZ
2713 (READ_STAT(sc, stats,
2714 txstats.dot3StatsSingleCollisionFrames.bge_addr_lo) +
2715 READ_STAT(sc, stats,
2716 txstats.dot3StatsMultipleCollisionFrames.bge_addr_lo) +
2717 READ_STAT(sc, stats,
2718 txstats.dot3StatsExcessiveCollisions.bge_addr_lo) +
2719 READ_STAT(sc, stats,
2720 txstats.dot3StatsLateCollisions.bge_addr_lo)) -
984263bc
MD
2721 ifp->if_collisions;
2722
20c9a969
SZ
2723#undef READ_STAT
2724
984263bc
MD
2725#ifdef notdef
2726 ifp->if_collisions +=
2727 (sc->bge_rdata->bge_info.bge_stats.dot3StatsSingleCollisionFrames +
2728 sc->bge_rdata->bge_info.bge_stats.dot3StatsMultipleCollisionFrames +
2729 sc->bge_rdata->bge_info.bge_stats.dot3StatsExcessiveCollisions +
2730 sc->bge_rdata->bge_info.bge_stats.dot3StatsLateCollisions) -
2731 ifp->if_collisions;
2732#endif
984263bc
MD
2733}
2734
2735/*
2736 * Encapsulate an mbuf chain in the tx ring by coupling the mbuf data
2737 * pointers to descriptors.
2738 */
2739static int
4a607ed6 2740bge_encap(struct bge_softc *sc, struct mbuf **m_head0, uint32_t *txidx)
984263bc 2741{
20c9a969 2742 struct bge_tx_bd *d = NULL;
33c39a69 2743 uint16_t csum_flags = 0;
20c9a969
SZ
2744 bus_dma_segment_t segs[BGE_NSEG_NEW];
2745 bus_dmamap_t map;
2de621e9 2746 int error, maxsegs, nsegs, idx, i;
4a607ed6 2747 struct mbuf *m_head = *m_head0;
984263bc 2748
984263bc
MD
2749 if (m_head->m_pkthdr.csum_flags) {
2750 if (m_head->m_pkthdr.csum_flags & CSUM_IP)
2751 csum_flags |= BGE_TXBDFLAG_IP_CSUM;
2752 if (m_head->m_pkthdr.csum_flags & (CSUM_TCP | CSUM_UDP))
2753 csum_flags |= BGE_TXBDFLAG_TCP_UDP_CSUM;
2754 if (m_head->m_flags & M_LASTFRAG)
2755 csum_flags |= BGE_TXBDFLAG_IP_FRAG_END;
2756 else if (m_head->m_flags & M_FRAG)
2757 csum_flags |= BGE_TXBDFLAG_IP_FRAG;
2758 }
20c9a969
SZ
2759
2760 idx = *txidx;
2761 map = sc->bge_cdata.bge_tx_dmamap[idx];
2762
2763 maxsegs = (BGE_TX_RING_CNT - sc->bge_txcnt) - BGE_NSEG_RSVD;
2764 KASSERT(maxsegs >= BGE_NSEG_SPARE,
ed20d0e3 2765 ("not enough segments %d", maxsegs));
20c9a969
SZ
2766
2767 if (maxsegs > BGE_NSEG_NEW)
2768 maxsegs = BGE_NSEG_NEW;
2769
cb623c48
SZ
2770 /*
2771 * Pad outbound frame to BGE_MIN_FRAME for an unusual reason.
2772 * The bge hardware will pad out Tx runts to BGE_MIN_FRAME,
2773 * but when such padded frames employ the bge IP/TCP checksum
2774 * offload, the hardware checksum assist gives incorrect results
2775 * (possibly from incorporating its own padding into the UDP/TCP
2776 * checksum; who knows). If we pad such runts with zeros, the
2679514c 2777 * onboard checksum comes out correct.
cb623c48
SZ
2778 */
2779 if ((csum_flags & BGE_TXBDFLAG_TCP_UDP_CSUM) &&
2780 m_head->m_pkthdr.len < BGE_MIN_FRAME) {
cf12ba3c 2781 error = m_devpad(m_head, BGE_MIN_FRAME);
2679514c
SZ
2782 if (error)
2783 goto back;
cb623c48 2784 }
2679514c 2785
2de621e9
SZ
2786 error = bus_dmamap_load_mbuf_defrag(sc->bge_cdata.bge_tx_mtag, map,
2787 m_head0, segs, maxsegs, &nsegs, BUS_DMA_NOWAIT);
2788 if (error)
20c9a969 2789 goto back;
984263bc 2790
2de621e9 2791 m_head = *m_head0;
ddca511d 2792 bus_dmamap_sync(sc->bge_cdata.bge_tx_mtag, map, BUS_DMASYNC_PREWRITE);
984263bc 2793
20c9a969
SZ
2794 for (i = 0; ; i++) {
2795 d = &sc->bge_ldata.bge_tx_ring[idx];
984263bc 2796
2de621e9
SZ
2797 d->bge_addr.bge_addr_lo = BGE_ADDR_LO(segs[i].ds_addr);
2798 d->bge_addr.bge_addr_hi = BGE_ADDR_HI(segs[i].ds_addr);
20c9a969
SZ
2799 d->bge_len = segs[i].ds_len;
2800 d->bge_flags = csum_flags;
984263bc 2801
2de621e9 2802 if (i == nsegs - 1)
20c9a969
SZ
2803 break;
2804 BGE_INC(idx, BGE_TX_RING_CNT);
2805 }
2806 /* Mark the last segment as end of packet... */
2807 d->bge_flags |= BGE_TXBDFLAG_END;
984263bc 2808
20c9a969
SZ
2809 /* Set vlan tag to the first segment of the packet. */
2810 d = &sc->bge_ldata.bge_tx_ring[*txidx];
83790f85 2811 if (m_head->m_flags & M_VLANTAG) {
20c9a969 2812 d->bge_flags |= BGE_TXBDFLAG_VLAN_TAG;
83790f85 2813 d->bge_vlan_tag = m_head->m_pkthdr.ether_vlantag;
20c9a969
SZ
2814 } else {
2815 d->bge_vlan_tag = 0;
2816 }
2817
2818 /*
2819 * Insure that the map for this transmission is placed at
2820 * the array index of the last descriptor in this chain.
2821 */
2822 sc->bge_cdata.bge_tx_dmamap[*txidx] = sc->bge_cdata.bge_tx_dmamap[idx];
2823 sc->bge_cdata.bge_tx_dmamap[idx] = map;
2824 sc->bge_cdata.bge_tx_chain[idx] = m_head;
2de621e9 2825 sc->bge_txcnt += nsegs;
20c9a969
SZ
2826
2827 BGE_INC(idx, BGE_TX_RING_CNT);
2828 *txidx = idx;
2829back:
4a607ed6 2830 if (error) {
2de621e9 2831 m_freem(*m_head0);
4a607ed6
SZ
2832 *m_head0 = NULL;
2833 }
20c9a969 2834 return error;
984263bc
MD
2835}
2836
2837/*
2838 * Main transmit routine. To avoid having to do mbuf copies, we put pointers
2839 * to the mbuf data regions directly in the transmit descriptors.
2840 */
2841static void
33c39a69 2842bge_start(struct ifnet *ifp)
984263bc 2843{
20c9a969 2844 struct bge_softc *sc = ifp->if_softc;
984263bc 2845 struct mbuf *m_head = NULL;
20c9a969 2846 uint32_t prodidx;
2f54d1d2 2847 int need_trans;
984263bc 2848
d47d96f2 2849 if ((ifp->if_flags & (IFF_RUNNING | IFF_OACTIVE)) != IFF_RUNNING)
984263bc
MD
2850 return;
2851
94db8384 2852 prodidx = sc->bge_tx_prodidx;
984263bc 2853
2f54d1d2 2854 need_trans = 0;
75544bcd 2855 while (sc->bge_cdata.bge_tx_chain[prodidx] == NULL) {
9db4b353 2856 m_head = ifq_dequeue(&ifp->if_snd, NULL);
984263bc
MD
2857 if (m_head == NULL)
2858 break;
2859
2860 /*
2861 * XXX
cb623c48
SZ
2862 * The code inside the if() block is never reached since we
2863 * must mark CSUM_IP_FRAGS in our if_hwassist to start getting
2864 * requests to checksum TCP/UDP in a fragmented packet.
2865 *
2866 * XXX
984263bc
MD
2867 * safety overkill. If this is a fragmented packet chain
2868 * with delayed TCP/UDP checksums, then only encapsulate
2869 * it if we have enough descriptors to handle the entire
2870 * chain at once.
2871 * (paranoia -- may not actually be needed)
2872 */
9db4b353
SZ
2873 if ((m_head->m_flags & M_FIRSTFRAG) &&
2874 (m_head->m_pkthdr.csum_flags & CSUM_DELAY_DATA)) {
984263bc 2875 if ((BGE_TX_RING_CNT - sc->bge_txcnt) <
9db4b353 2876 m_head->m_pkthdr.csum_data + BGE_NSEG_RSVD) {
984263bc 2877 ifp->if_flags |= IFF_OACTIVE;
9db4b353 2878 ifq_prepend(&ifp->if_snd, m_head);
984263bc
MD
2879 break;
2880 }
2881 }
2882
2883 /*
20c9a969
SZ
2884 * Sanity check: avoid coming within BGE_NSEG_RSVD
2885 * descriptors of the end of the ring. Also make
2886 * sure there are BGE_NSEG_SPARE descriptors for
2887 * jumbo buffers' defragmentation.
2888 */
2889 if ((BGE_TX_RING_CNT - sc->bge_txcnt) <
2890 (BGE_NSEG_RSVD + BGE_NSEG_SPARE)) {
2891 ifp->if_flags |= IFF_OACTIVE;
9db4b353 2892 ifq_prepend(&ifp->if_snd, m_head);
20c9a969
SZ
2893 break;
2894 }
2895
2896 /*
984263bc
MD
2897 * Pack the data into the transmit ring. If we
2898 * don't have room, set the OACTIVE flag and wait
2899 * for the NIC to drain the ring.
2900 */
4a607ed6 2901 if (bge_encap(sc, &m_head, &prodidx)) {
984263bc 2902 ifp->if_flags |= IFF_OACTIVE;
2679514c 2903 ifp->if_oerrors++;
984263bc
MD
2904 break;
2905 }
2f54d1d2 2906 need_trans = 1;
984263bc 2907
b637f170 2908 ETHER_BPF_MTAP(ifp, m_head);
984263bc
MD
2909 }
2910
2f54d1d2
SZ
2911 if (!need_trans)
2912 return;
2913
984263bc 2914 /* Transmit */
591dfc77 2915 bge_writembx(sc, BGE_MBX_TX_HOST_PROD0_LO, prodidx);
984263bc
MD
2916 /* 5700 b2 errata */
2917 if (sc->bge_chiprev == BGE_CHIPREV_5700_BX)
591dfc77 2918 bge_writembx(sc, BGE_MBX_TX_HOST_PROD0_LO, prodidx);
984263bc 2919
94db8384
SZ
2920 sc->bge_tx_prodidx = prodidx;
2921
984263bc
MD
2922 /*
2923 * Set a timeout in case the chip goes out to lunch.
2924 */
2925 ifp->if_timer = 5;
984263bc
MD
2926}
2927
2928static void
33c39a69 2929bge_init(void *xsc)
984263bc
MD
2930{
2931 struct bge_softc *sc = xsc;
33c39a69
JS
2932 struct ifnet *ifp = &sc->arpcom.ac_if;
2933 uint16_t *m;
984263bc 2934
aa65409c
SZ
2935 ASSERT_SERIALIZED(ifp->if_serializer);
2936
2937 if (ifp->if_flags & IFF_RUNNING)
984263bc 2938 return;
984263bc
MD
2939
2940 /* Cancel pending I/O and flush buffers. */
2941 bge_stop(sc);
2942 bge_reset(sc);
2943 bge_chipinit(sc);
2944
2945 /*
2946 * Init the various state machines, ring
2947 * control blocks and firmware.
2948 */
2949 if (bge_blockinit(sc)) {
c6fd6f3b 2950 if_printf(ifp, "initialization failure\n");
1436f9a0 2951 bge_stop(sc);
984263bc
MD
2952 return;
2953 }
2954
984263bc
MD
2955 /* Specify MTU. */
2956 CSR_WRITE_4(sc, BGE_RX_MTU, ifp->if_mtu +
011c0f93 2957 ETHER_HDR_LEN + ETHER_CRC_LEN + EVL_ENCAPLEN);
984263bc
MD
2958
2959 /* Load our MAC address. */
33c39a69 2960 m = (uint16_t *)&sc->arpcom.ac_enaddr[0];
984263bc
MD
2961 CSR_WRITE_4(sc, BGE_MAC_ADDR1_LO, htons(m[0]));
2962 CSR_WRITE_4(sc, BGE_MAC_ADDR1_HI, (htons(m[1]) << 16) | htons(m[2]));
2963
2964 /* Enable or disable promiscuous mode as needed. */
6439b28a 2965 bge_setpromisc(sc);
984263bc
MD
2966
2967 /* Program multicast filter. */
2968 bge_setmulti(sc);
2969
2970 /* Init RX ring. */
1436f9a0
SZ
2971 if (bge_init_rx_ring_std(sc)) {
2972 if_printf(ifp, "RX ring initialization failed\n");
2973 bge_stop(sc);
2974 return;
2975 }
984263bc 2976
7e40b8c5
HP
2977 /*
2978 * Workaround for a bug in 5705 ASIC rev A0. Poll the NIC's
2979 * memory to insure that the chip has in fact read the first
2980 * entry of the ring.
2981 */
2982 if (sc->bge_chipid == BGE_CHIPID_BCM5705_A0) {
33c39a69 2983 uint32_t v, i;
7e40b8c5
HP
2984 for (i = 0; i < 10; i++) {
2985 DELAY(20);
2986 v = bge_readmem_ind(sc, BGE_STD_RX_RINGS + 8);
2987 if (v == (MCLBYTES - ETHER_ALIGN))
2988 break;
2989 }
2990 if (i == 10)
c6fd6f3b 2991 if_printf(ifp, "5705 A0 chip failed to load RX ring\n");
7e40b8c5
HP
2992 }
2993
984263bc 2994 /* Init jumbo RX ring. */
1436f9a0
SZ
2995 if (ifp->if_mtu > (ETHERMTU + ETHER_HDR_LEN + ETHER_CRC_LEN)) {
2996 if (bge_init_rx_ring_jumbo(sc)) {
2997 if_printf(ifp, "Jumbo RX ring initialization failed\n");
2998 bge_stop(sc);
2999 return;
3000 }
3001 }
984263bc
MD
3002
3003 /* Init our RX return ring index */
3004 sc->bge_rx_saved_considx = 0;
3005
3006 /* Init TX ring. */
3007 bge_init_tx_ring(sc);
3008
3009 /* Turn on transmitter */
3010 BGE_SETBIT(sc, BGE_TX_MODE, BGE_TXMODE_ENABLE);
3011
3012 /* Turn on receiver */
3013 BGE_SETBIT(sc, BGE_RX_MODE, BGE_RXMODE_ENABLE);
3014
3015 /* Tell firmware we're alive. */
3016 BGE_SETBIT(sc, BGE_MODE_CTL, BGE_MODECTL_STACKUP);
3017
ba39cc82 3018 /* Enable host interrupts if polling(4) is not enabled. */
984263bc 3019 BGE_SETBIT(sc, BGE_PCI_MISC_CTL, BGE_PCIMISCCTL_CLEAR_INTA);
315fe0ee 3020#ifdef DEVICE_POLLING
ba39cc82
SZ
3021 if (ifp->if_flags & IFF_POLLING)
3022 bge_disable_intr(sc);
3023 else
315fe0ee 3024#endif
ba39cc82 3025 bge_enable_intr(sc);
984263bc
MD
3026
3027 bge_ifmedia_upd(ifp);
3028
3029 ifp->if_flags |= IFF_RUNNING;
3030 ifp->if_flags &= ~IFF_OACTIVE;
3031
263489fb 3032 callout_reset(&sc->bge_stat_timer, hz, bge_tick, sc);
984263bc
MD
3033}
3034
3035/*
3036 * Set media options.
3037 */
3038static int
33c39a69 3039bge_ifmedia_upd(struct ifnet *ifp)
984263bc 3040{
33c39a69 3041 struct bge_softc *sc = ifp->if_softc;
984263bc
MD
3042
3043 /* If this is a 1000baseX NIC, enable the TBI port. */
0ecb11d7 3044 if (sc->bge_flags & BGE_FLAG_TBI) {
db861466
SZ
3045 struct ifmedia *ifm = &sc->bge_ifmedia;
3046
984263bc
MD
3047 if (IFM_TYPE(ifm->ifm_media) != IFM_ETHER)
3048 return(EINVAL);
db861466 3049
984263bc
MD
3050 switch(IFM_SUBTYPE(ifm->ifm_media)) {
3051 case IFM_AUTO:
70059b3c
JS
3052 /*
3053 * The BCM5704 ASIC appears to have a special
3054 * mechanism for programming the autoneg
3055 * advertisement registers in TBI mode.
3056 */
5c56d5d8
SZ
3057 if (!bge_fake_autoneg &&
3058 sc->bge_asicrev == BGE_ASICREV_BCM5704) {
70059b3c
JS
3059 uint32_t sgdig;
3060
3061 CSR_WRITE_4(sc, BGE_TX_TBI_AUTONEG, 0);
3062 sgdig = CSR_READ_4(sc, BGE_SGDIG_CFG);
3063 sgdig |= BGE_SGDIGCFG_AUTO |
3064 BGE_SGDIGCFG_PAUSE_CAP |
3065 BGE_SGDIGCFG_ASYM_PAUSE;
3066 CSR_WRITE_4(sc, BGE_SGDIG_CFG,
3067 sgdig | BGE_SGDIGCFG_SEND);
3068 DELAY(5);
3069 CSR_WRITE_4(sc, BGE_SGDIG_CFG, sgdig);
3070 }
984263bc
MD
3071 break;
3072 case IFM_1000_SX:
3073 if ((ifm->ifm_media & IFM_GMASK) == IFM_FDX) {
3074 BGE_CLRBIT(sc, BGE_MAC_MODE,
3075 BGE_MACMODE_HALF_DUPLEX);
3076 } else {
3077 BGE_SETBIT(sc, BGE_MAC_MODE,
3078 BGE_MACMODE_HALF_DUPLEX);
3079 }
3080 break;
3081 default:
3082 return(EINVAL);
3083 }
db861466
SZ
3084 } else {
3085 struct mii_data *mii = device_get_softc(sc->bge_miibus);
984263bc 3086
db861466 3087 sc->bge_link_evt++;
3f82ed83 3088 sc->bge_link = 0;
db861466
SZ
3089 if (mii->mii_instance) {
3090 struct mii_softc *miisc;
984263bc 3091
db861466
SZ
3092 LIST_FOREACH(miisc, &mii->mii_phys, mii_list)
3093 mii_phy_reset(miisc);
3094 }
3095 mii_mediachg(mii);
3096 }
984263bc
MD
3097 return(0);
3098}
3099
3100/*
3101 * Report current media status.
3102 */
3103static void
33c39a69 3104bge_ifmedia_sts(struct ifnet *ifp, struct ifmediareq *ifmr)
984263bc 3105{
33c39a69 3106 struct bge_softc *sc = ifp->if_softc;
984263bc 3107
0ecb11d7 3108 if (sc->bge_flags & BGE_FLAG_TBI) {
984263bc
MD
3109 ifmr->ifm_status = IFM_AVALID;
3110 ifmr->ifm_active = IFM_ETHER;
3111 if (CSR_READ_4(sc, BGE_MAC_STS) &
db861466 3112 BGE_MACSTAT_TBI_PCS_SYNCHED) {
984263bc 3113 ifmr->ifm_status |= IFM_ACTIVE;
db861466
SZ
3114 } else {
3115 ifmr->ifm_active |= IFM_NONE;
3116 return;
3117 }
3118
984263bc
MD
3119 ifmr->ifm_active |= IFM_1000_SX;
3120 if (CSR_READ_4(sc, BGE_MAC_MODE) & BGE_MACMODE_HALF_DUPLEX)
3121 ifmr->ifm_active |= IFM_HDX;
3122 else
3123 ifmr->ifm_active |= IFM_FDX;
db861466
SZ
3124 } else {
3125 struct mii_data *mii = device_get_softc(sc->bge_miibus);
984263bc 3126
db861466
SZ
3127 mii_pollstat(mii);
3128 ifmr->ifm_active = mii->mii_media_active;
3129 ifmr->ifm_status = mii->mii_media_status;
3130 }
984263bc
MD
3131}
3132
3133static int
33c39a69 3134bge_ioctl(struct ifnet *ifp, u_long command, caddr_t data, struct ucred *cr)
984263bc
MD
3135{
3136 struct bge_softc *sc = ifp->if_softc;
98dabdac 3137 struct ifreq *ifr = (struct ifreq *)data;
9a717c15 3138 int mask, error = 0;
984263bc 3139
aa65409c
SZ
3140 ASSERT_SERIALIZED(ifp->if_serializer);
3141
98dabdac 3142 switch (command) {
984263bc 3143 case SIOCSIFMTU:
0ecb11d7
SZ
3144 if ((!BGE_IS_JUMBO_CAPABLE(sc) && ifr->ifr_mtu > ETHERMTU) ||
3145 (BGE_IS_JUMBO_CAPABLE(sc) &&
3146 ifr->ifr_mtu > BGE_JUMBO_MTU)) {
984263bc 3147 error = EINVAL;
0ecb11d7 3148 } else if (ifp->if_mtu != ifr->ifr_mtu) {
984263bc
MD
3149 ifp->if_mtu = ifr->ifr_mtu;
3150 ifp->if_flags &= ~IFF_RUNNING;
3151 bge_init(sc);
3152 }
3153 break;
3154 case SIOCSIFFLAGS:
3155 if (ifp->if_flags & IFF_UP) {
6439b28a 3156 if (ifp->if_flags & IFF_RUNNING) {
98dabdac 3157 mask = ifp->if_flags ^ sc->bge_if_flags;
6439b28a
SZ
3158
3159 /*
3160 * If only the state of the PROMISC flag
3161 * changed, then just use the 'set promisc
3162 * mode' command instead of reinitializing
3163 * the entire NIC. Doing a full re-init
3164 * means reloading the firmware and waiting
3165 * for it to start up, which may take a
3166 * second or two. Similarly for ALLMULTI.
3167 */
98dabdac 3168 if (mask & IFF_PROMISC)
6439b28a 3169 bge_setpromisc(sc);
98dabdac 3170 if (mask & IFF_ALLMULTI)
6439b28a
SZ
3171 bge_setmulti(sc);
3172 } else {
984263bc 3173 bge_init(sc);
6439b28a 3174 }
984263bc 3175 } else {
aa65409c 3176 if (ifp->if_flags & IFF_RUNNING)
984263bc 3177 bge_stop(sc);
984263bc
MD
3178 }
3179 sc->bge_if_flags = ifp->if_flags;
984263bc
MD
3180 break;
3181 case SIOCADDMULTI:
3182 case SIOCDELMULTI:
98dabdac 3183 if (ifp->if_flags & IFF_RUNNING)
984263bc 3184 bge_setmulti(sc);
984263bc
MD
3185 break;
3186 case SIOCSIFMEDIA:
3187 case SIOCGIFMEDIA:
0ecb11d7 3188 if (sc->bge_flags & BGE_FLAG_TBI) {
984263bc
MD
3189 error = ifmedia_ioctl(ifp, ifr,
3190 &sc->bge_ifmedia, command);
3191 } else {
98dabdac
SZ
3192 struct mii_data *mii;
3193
984263bc
MD
3194 mii = device_get_softc(sc->bge_miibus);
3195 error = ifmedia_ioctl(ifp, ifr,
98dabdac 3196 &mii->mii_media, command);
984263bc
MD
3197 }
3198 break;
3199 case SIOCSIFCAP:
3200 mask = ifr->ifr_reqcap ^ ifp->if_capenable;
3201 if (mask & IFCAP_HWCSUM) {
71e2c3e7 3202 ifp->if_capenable ^= (mask & IFCAP_HWCSUM);
984263bc 3203 if (IFCAP_HWCSUM & ifp->if_capenable)
cb623c48 3204 ifp->if_hwassist = BGE_CSUM_FEATURES;
984263bc 3205 else
cb623c48 3206 ifp->if_hwassist = 0;
984263bc 3207 }
984263bc
MD
3208 break;
3209 default:
4cde4dd5 3210 error = ether_ioctl(ifp, command, data);
984263bc
MD
3211 break;
3212 }
98dabdac 3213 return error;
984263bc
MD
3214}
3215
3216static void
33c39a69 3217bge_watchdog(struct ifnet *ifp)
984263bc 3218{
33c39a69 3219 struct bge_softc *sc = ifp->if_softc;
984263bc 3220
c6fd6f3b 3221 if_printf(ifp, "watchdog timeout -- resetting\n");
984263bc
MD
3222
3223 ifp->if_flags &= ~IFF_RUNNING;
3224 bge_init(sc);
3225
3226 ifp->if_oerrors++;
2f54d1d2
SZ
3227
3228 if (!ifq_is_empty(&ifp->if_snd))
9db4b353 3229 if_devstart(ifp);
984263bc
MD
3230}
3231
3232/*
3233 * Stop the adapter and free any mbufs allocated to the
3234 * RX and TX lists.
3235 */
3236static void
33c39a69 3237bge_stop(struct bge_softc *sc)
984263bc 3238{
33c39a69 3239 struct ifnet *ifp = &sc->arpcom.ac_if;
984263bc
MD
3240 struct ifmedia_entry *ifm;
3241 struct mii_data *mii = NULL;
3242 int mtmp, itmp;
3243
aa65409c
SZ
3244 ASSERT_SERIALIZED(ifp->if_serializer);
3245
0ecb11d7 3246 if ((sc->bge_flags & BGE_FLAG_TBI) == 0)
984263bc
MD
3247 mii = device_get_softc(sc->bge_miibus);
3248
263489fb 3249 callout_stop(&sc->bge_stat_timer);
984263bc
MD
3250
3251 /*
3252 * Disable all of the receiver blocks
3253 */
3254 BGE_CLRBIT(sc, BGE_RX_MODE, BGE_RXMODE_ENABLE);
3255 BGE_CLRBIT(sc, BGE_RBDI_MODE, BGE_RBDIMODE_ENABLE);
3256 BGE_CLRBIT(sc, BGE_RXLP_MODE, BGE_RXLPMODE_ENABLE);
0ecb11d7 3257 if (!BGE_IS_5705_PLUS(sc))
7e40b8c5 3258 BGE_CLRBIT(sc, BGE_RXLS_MODE, BGE_RXLSMODE_ENABLE);
984263bc
MD
3259 BGE_CLRBIT(sc, BGE_RDBDI_MODE, BGE_RBDIMODE_ENABLE);
3260 BGE_CLRBIT(sc, BGE_RDC_MODE, BGE_RDCMODE_ENABLE);
3261 BGE_CLRBIT(sc, BGE_RBDC_MODE, BGE_RBDCMODE_ENABLE);
3262
3263 /*
3264 * Disable all of the transmit blocks
3265 */
3266 BGE_CLRBIT(sc, BGE_SRS_MODE, BGE_SRSMODE_ENABLE);
3267 BGE_CLRBIT(sc, BGE_SBDI_MODE, BGE_SBDIMODE_ENABLE);
3268 BGE_CLRBIT(sc, BGE_SDI_MODE, BGE_SDIMODE_ENABLE);
3269 BGE_CLRBIT(sc, BGE_RDMA_MODE, BGE_RDMAMODE_ENABLE);
3270 BGE_CLRBIT(sc, BGE_SDC_MODE, BGE_SDCMODE_ENABLE);
0ecb11d7 3271 if (!BGE_IS_5705_PLUS(sc))
7e40b8c5 3272 BGE_CLRBIT(sc, BGE_DMAC_MODE, BGE_DMACMODE_ENABLE);
984263bc
MD
3273 BGE_CLRBIT(sc, BGE_SBDC_MODE, BGE_SBDCMODE_ENABLE);
3274
3275 /*
3276 * Shut down all of the memory managers and related
3277 * state machines.
3278 */
3279 BGE_CLRBIT(sc, BGE_HCC_MODE, BGE_HCCMODE_ENABLE);
3280 BGE_CLRBIT(sc, BGE_WDMA_MODE, BGE_WDMAMODE_ENABLE);
0ecb11d7 3281 if (!BGE_IS_5705_PLUS(sc))
7e40b8c5 3282 BGE_CLRBIT(sc, BGE_MBCF_MODE, BGE_MBCFMODE_ENABLE);
984263bc
MD
3283 CSR_WRITE_4(sc, BGE_FTQ_RESET, 0xFFFFFFFF);
3284 CSR_WRITE_4(sc, BGE_FTQ_RESET, 0);
0ecb11d7 3285 if (!BGE_IS_5705_PLUS(sc)) {
7e40b8c5
HP
3286 BGE_CLRBIT(sc, BGE_BMAN_MODE, BGE_BMANMODE_ENABLE);
3287 BGE_CLRBIT(sc, BGE_MARB_MODE, BGE_MARBMODE_ENABLE);
3288 }
984263bc
MD
3289
3290 /* Disable host interrupts. */
ba39cc82 3291 bge_disable_intr(sc);
984263bc
MD
3292
3293 /*
3294 * Tell firmware we're shutting down.
3295 */
3296 BGE_CLRBIT(sc, BGE_MODE_CTL, BGE_MODECTL_STACKUP);
3297
3298 /* Free the RX lists. */
3299 bge_free_rx_ring_std(sc);
3300
3301 /* Free jumbo RX list. */
0ecb11d7 3302 if (BGE_IS_JUMBO_CAPABLE(sc))
7e40b8c5<