2 * FreeBSD, PCI product support functions
4 * Copyright (c) 1995-2001 Justin T. Gibbs
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions, and the following disclaimer,
12 * without modification, immediately at the beginning of the file.
13 * 2. The name of the author may not be used to endorse or promote products
14 * derived from this software without specific prior written permission.
16 * Alternatively, this software may be distributed under the terms of the
17 * GNU Public License ("GPL").
19 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
20 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
21 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
22 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR
23 * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
24 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
25 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
26 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
27 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
28 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
31 * $Id: //depot/aic7xxx/freebsd/dev/aic7xxx/ahd_pci.c#13 $
33 * $FreeBSD: src/sys/dev/aic7xxx/ahd_pci.c,v 1.2.2.5 2003/06/10 03:26:07 gibbs Exp $
34 * $DragonFly: src/sys/dev/disk/aic7xxx/ahd_pci.c,v 1.3 2003/08/07 21:16:51 dillon Exp $
37 #include "aic79xx_osm.h"
39 #define AHD_PCI_IOADDR0 PCIR_MAPS /* Primary I/O BAR */
40 #define AHD_PCI_MEMADDR (PCIR_MAPS + 4) /* Mem I/O Address */
41 #define AHD_PCI_IOADDR1 (PCIR_MAPS + 12)/* Secondary I/O BAR */
43 static int ahd_pci_probe(device_t dev);
44 static int ahd_pci_attach(device_t dev);
46 static device_method_t ahd_pci_device_methods[] = {
47 /* Device interface */
48 DEVMETHOD(device_probe, ahd_pci_probe),
49 DEVMETHOD(device_attach, ahd_pci_attach),
50 DEVMETHOD(device_detach, ahd_detach),
54 static driver_t ahd_pci_driver = {
56 ahd_pci_device_methods,
57 sizeof(struct ahd_softc)
60 static devclass_t ahd_devclass;
62 DRIVER_MODULE(ahd, pci, ahd_pci_driver, ahd_devclass, 0, 0);
63 DRIVER_MODULE(ahd, cardbus, ahd_pci_driver, ahd_devclass, 0, 0);
64 MODULE_DEPEND(ahd_pci, ahd, 1, 1, 1);
65 MODULE_VERSION(ahd_pci, 1);
68 ahd_pci_probe(device_t dev)
70 struct ahd_pci_identity *entry;
72 entry = ahd_find_pci_device(dev);
74 device_set_desc(dev, entry->name);
81 ahd_pci_attach(device_t dev)
83 struct ahd_pci_identity *entry;
84 struct ahd_softc *ahd;
88 entry = ahd_find_pci_device(dev);
93 * Allocate a softc for this card and
94 * set it up for attachment by our
95 * common detect routine.
97 name = malloc(strlen(device_get_nameunit(dev)) + 1, M_DEVBUF, M_NOWAIT);
100 strcpy(name, device_get_nameunit(dev));
101 ahd = ahd_alloc(dev, name);
105 ahd_set_unit(ahd, device_get_unit(dev));
108 * Should we bother disabling 39Bit addressing
109 * based on installed memory?
111 if (sizeof(bus_addr_t) > 4)
112 ahd->flags |= AHD_39BIT_ADDRESSING;
114 /* Allocate a dmatag for our SCB DMA maps */
115 /* XXX Should be a child of the PCI bus dma tag */
116 error = bus_dma_tag_create(/*parent*/NULL, /*alignment*/1,
118 (ahd->flags & AHD_39BIT_ADDRESSING)
120 : BUS_SPACE_MAXADDR_32BIT,
121 /*highaddr*/BUS_SPACE_MAXADDR,
122 /*filter*/NULL, /*filterarg*/NULL,
123 /*maxsize*/BUS_SPACE_MAXSIZE_32BIT,
124 /*nsegments*/AHD_NSEG,
125 /*maxsegsz*/AHD_MAXTRANSFER_SIZE,
130 printf("ahd_pci_attach: Could not allocate DMA tag "
131 "- error %d\n", error);
135 ahd->dev_softc = dev;
136 error = ahd_pci_config(ahd, entry);
147 ahd_pci_map_registers(struct ahd_softc *ahd)
149 struct resource *regs;
150 struct resource *regs2;
157 command = ahd_pci_read_config(ahd->dev_softc, PCIR_COMMAND, /*bytes*/1);
163 /* Retrieve the per-device 'allow_memio' hint */
164 if (resource_int_value(device_get_name(ahd->dev_softc),
165 device_get_unit(ahd->dev_softc),
166 "allow_memio", &allow_memio) != 0) {
168 device_printf(ahd->dev_softc,
169 "Defaulting to MEMIO on\n");
172 if ((command & PCIM_CMD_MEMEN) != 0
173 && (ahd->bugs & AHD_PCIX_MMAPIO_BUG) == 0
174 && allow_memio != 0) {
176 regs_type = SYS_RES_MEMORY;
177 regs_id = AHD_PCI_MEMADDR;
178 regs = bus_alloc_resource(ahd->dev_softc, regs_type,
179 ®s_id, 0, ~0, 1, RF_ACTIVE);
183 ahd->tags[0] = rman_get_bustag(regs);
184 ahd->bshs[0] = rman_get_bushandle(regs);
185 ahd->tags[1] = ahd->tags[0];
186 error = bus_space_subregion(ahd->tags[0], ahd->bshs[0],
191 * Do a quick test to see if memory mapped
192 * I/O is functioning correctly.
195 || ahd_pci_test_register_access(ahd) != 0) {
196 device_printf(ahd->dev_softc,
197 "PCI Device %d:%d:%d failed memory "
198 "mapped test. Using PIO.\n",
199 ahd_get_pci_bus(ahd->dev_softc),
200 ahd_get_pci_slot(ahd->dev_softc),
201 ahd_get_pci_function(ahd->dev_softc));
202 bus_release_resource(ahd->dev_softc, regs_type,
206 command &= ~PCIM_CMD_PORTEN;
207 ahd_pci_write_config(ahd->dev_softc,
209 command, /*bytes*/1);
213 if (regs == NULL && (command & PCIM_CMD_PORTEN) != 0) {
214 regs_type = SYS_RES_IOPORT;
215 regs_id = AHD_PCI_IOADDR0;
216 regs = bus_alloc_resource(ahd->dev_softc, regs_type,
217 ®s_id, 0, ~0, 1, RF_ACTIVE);
219 device_printf(ahd->dev_softc,
220 "can't allocate register resources\n");
223 ahd->tags[0] = rman_get_bustag(regs);
224 ahd->bshs[0] = rman_get_bushandle(regs);
226 /* And now the second BAR */
227 regs_id2 = AHD_PCI_IOADDR1;
228 regs2 = bus_alloc_resource(ahd->dev_softc, regs_type,
229 ®s_id2, 0, ~0, 1, RF_ACTIVE);
231 device_printf(ahd->dev_softc,
232 "can't allocate register resources\n");
235 ahd->tags[1] = rman_get_bustag(regs2);
236 ahd->bshs[1] = rman_get_bushandle(regs2);
237 command &= ~PCIM_CMD_MEMEN;
238 ahd_pci_write_config(ahd->dev_softc, PCIR_COMMAND,
239 command, /*bytes*/1);
240 ahd->platform_data->regs_res_type[1] = regs_type;
241 ahd->platform_data->regs_res_id[1] = regs_id2;
242 ahd->platform_data->regs[1] = regs2;
244 ahd->platform_data->regs_res_type[0] = regs_type;
245 ahd->platform_data->regs_res_id[0] = regs_id;
246 ahd->platform_data->regs[0] = regs;
251 ahd_pci_map_int(struct ahd_softc *ahd)
256 ahd->platform_data->irq =
257 bus_alloc_resource(ahd->dev_softc, SYS_RES_IRQ, &zero,
258 0, ~0, 1, RF_ACTIVE | RF_SHAREABLE);
259 if (ahd->platform_data->irq == NULL)
261 ahd->platform_data->irq_res_type = SYS_RES_IRQ;
262 return (ahd_map_int(ahd));
266 ahd_power_state_change(struct ahd_softc *ahd, ahd_power_state new_state)
272 * Traverse the capability list looking for
273 * the power management capability.
276 cap_offset = ahd_pci_read_config(ahd->dev_softc,
277 PCIR_CAP_PTR, /*bytes*/1);
278 while (cap_offset != 0) {
280 cap = ahd_pci_read_config(ahd->dev_softc,
281 cap_offset, /*bytes*/4);
282 if ((cap & 0xFF) == 1
283 && ((cap >> 16) & 0x3) > 0) {
286 pm_control = ahd_pci_read_config(ahd->dev_softc,
290 pm_control |= new_state;
291 ahd_pci_write_config(ahd->dev_softc,
293 pm_control, /*bytes*/2);
296 cap_offset = (cap >> 8) & 0xFF;