2 * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting
3 * Copyright (c) 2002-2008 Atheros Communications, Inc.
5 * Permission to use, copy, modify, and/or distribute this software for any
6 * purpose with or without fee is hereby granted, provided that the above
7 * copyright notice and this permission notice appear in all copies.
9 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
10 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
11 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
12 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
13 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
14 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
15 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
17 * $Id: ar5212phy.h,v 1.7 2008/11/19 21:23:01 sam Exp $
20 #ifndef _DEV_ATH_AR5212PHY_H_
21 #define _DEV_ATH_AR5212PHY_H_
24 #define AR_PHY_BASE 0x9800 /* base address of phy regs */
25 #define AR_PHY(_n) (AR_PHY_BASE + ((_n)<<2))
27 #define AR_PHY_TEST 0x9800 /* PHY test control */
28 #define PHY_AGC_CLR 0x10000000 /* disable AGC to A2 */
30 #define AR_PHY_TESTCTRL 0x9808 /* PHY Test Control/Status */
31 #define AR_PHY_TESTCTRL_TXHOLD 0x3800 /* Select Tx hold */
32 #define AR_PHY_TESTCTRL_TXSRC_ALT 0x00000080 /* Select input to tsdac along with bit 1 */
33 #define AR_PHY_TESTCTRL_TXSRC_ALT_S 7
34 #define AR_PHY_TESTCTRL_TXSRC_SRC 0x00000002 /* Used with bit 7 */
35 #define AR_PHY_TESTCTRL_TXSRC_SRC_S 1
37 #define AR_PHY_TURBO 0x9804 /* frame control register */
38 #define AR_PHY_FC_TURBO_MODE 0x00000001 /* Set turbo mode bits */
39 #define AR_PHY_FC_TURBO_SHORT 0x00000002 /* Set short symbols to turbo mode setting */
40 #define AR_PHY_FC_TURBO_MIMO 0x00000004 /* Set turbo for mimo mode */
42 #define AR_PHY_TIMING3 0x9814 /* Timing control 3 */
43 #define AR_PHY_TIMING3_DSC_MAN 0xFFFE0000
44 #define AR_PHY_TIMING3_DSC_MAN_S 17
45 #define AR_PHY_TIMING3_DSC_EXP 0x0001E000
46 #define AR_PHY_TIMING3_DSC_EXP_S 13
48 #define AR_PHY_CHIP_ID 0x9818 /* PHY chip revision ID */
49 #define AR_PHY_CHIP_ID_REV_2 0x42 /* 5212 Rev 2 BB w. TPC fix */
50 #define AR_PHY_CHIP_ID_REV_3 0x43 /* 5212 Rev 3 5213 */
51 #define AR_PHY_CHIP_ID_REV_4 0x44 /* 5212 Rev 4 2313 and up */
53 #define AR_PHY_ACTIVE 0x981C /* activation register */
54 #define AR_PHY_ACTIVE_EN 0x00000001 /* Activate PHY chips */
55 #define AR_PHY_ACTIVE_DIS 0x00000000 /* Deactivate PHY chips */
57 #define AR_PHY_TX_CTL 0x9824
58 #define AR_PHY_TX_FRAME_TO_TX_DATA_START 0x0000000f
59 #define AR_PHY_TX_FRAME_TO_TX_DATA_START_S 0
61 #define AR_PHY_ADC_CTL 0x982C
62 #define AR_PHY_ADC_CTL_OFF_INBUFGAIN 0x00000003
63 #define AR_PHY_ADC_CTL_OFF_INBUFGAIN_S 0
64 #define AR_PHY_ADC_CTL_OFF_PWDDAC 0x00002000
65 #define AR_PHY_ADC_CTL_OFF_PWDBANDGAP 0x00004000 /* BB Rev 4.2+ only */
66 #define AR_PHY_ADC_CTL_OFF_PWDADC 0x00008000 /* BB Rev 4.2+ only */
67 #define AR_PHY_ADC_CTL_ON_INBUFGAIN 0x00030000
68 #define AR_PHY_ADC_CTL_ON_INBUFGAIN_S 16
70 #define AR_PHY_BB_XP_PA_CTL 0x9838
71 #define AR_PHY_BB_XPAA_ACTIVE_HIGH 0x00000001
72 #define AR_PHY_BB_XPAB_ACTIVE_HIGH 0x00000002
73 #define AR_PHY_BB_XPAB_ACTIVE_HIGH_S 1
75 #define AR_PHY_TSTDAC_CONST 0x983C
76 #define AR_PHY_TSTDAC_CONST_Q 0x0003FE00
77 #define AR_PHY_TSTDAC_CONST_Q_S 9
78 #define AR_PHY_TSTDAC_CONST_I 0x000001FF
81 #define AR_PHY_SETTLING 0x9844
82 #define AR_PHY_SETTLING_AGC 0x0000007F
83 #define AR_PHY_SETTLING_AGC_S 0
84 #define AR_PHY_SETTLING_SWITCH 0x00003F80
85 #define AR_PHY_SETTLING_SWITCH_S 7
87 #define AR_PHY_RXGAIN 0x9848
88 #define AR_PHY_RXGAIN_TXRX_ATTEN 0x0003F000
89 #define AR_PHY_RXGAIN_TXRX_ATTEN_S 12
90 #define AR_PHY_RXGAIN_TXRX_RF_MAX 0x007C0000
91 #define AR_PHY_RXGAIN_TXRX_RF_MAX_S 18
93 #define AR_PHY_DESIRED_SZ 0x9850
94 #define AR_PHY_DESIRED_SZ_ADC 0x000000FF
95 #define AR_PHY_DESIRED_SZ_ADC_S 0
96 #define AR_PHY_DESIRED_SZ_PGA 0x0000FF00
97 #define AR_PHY_DESIRED_SZ_PGA_S 8
98 #define AR_PHY_DESIRED_SZ_TOT_DES 0x0FF00000
99 #define AR_PHY_DESIRED_SZ_TOT_DES_S 20
101 #define AR_PHY_FIND_SIG 0x9858
102 #define AR_PHY_FIND_SIG_FIRSTEP 0x0003F000
103 #define AR_PHY_FIND_SIG_FIRSTEP_S 12
104 #define AR_PHY_FIND_SIG_FIRPWR 0x03FC0000
105 #define AR_PHY_FIND_SIG_FIRPWR_S 18
107 #define AR_PHY_AGC_CTL1 0x985C
108 #define AR_PHY_AGC_CTL1_COARSE_LOW 0x00007F80
109 #define AR_PHY_AGC_CTL1_COARSE_LOW_S 7
110 #define AR_PHY_AGC_CTL1_COARSE_HIGH 0x003F8000
111 #define AR_PHY_AGC_CTL1_COARSE_HIGH_S 15
113 #define AR_PHY_AGC_CONTROL 0x9860 /* chip calibration and noise floor setting */
114 #define AR_PHY_AGC_CONTROL_CAL 0x00000001 /* do internal calibration */
115 #define AR_PHY_AGC_CONTROL_NF 0x00000002 /* do noise-floor calculation */
116 #define AR_PHY_AGC_CONTROL_ENABLE_NF 0x00008000 /* Enable noise floor calibration to happen */
117 #define AR_PHY_AGC_CONTROL_FLTR_CAL 0x00010000 /* Allow Filter calibration */
118 #define AR_PHY_AGC_CONTROL_NO_UPDATE_NF 0x00020000 /* Don't update noise floor automatically */
120 #define AR_PHY_SFCORR_LOW 0x986C
121 #define AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW 0x00000001
122 #define AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW 0x00003F00
123 #define AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_S 8
124 #define AR_PHY_SFCORR_LOW_M1_THRESH_LOW 0x001FC000
125 #define AR_PHY_SFCORR_LOW_M1_THRESH_LOW_S 14
126 #define AR_PHY_SFCORR_LOW_M2_THRESH_LOW 0x0FE00000
127 #define AR_PHY_SFCORR_LOW_M2_THRESH_LOW_S 21
129 #define AR_PHY_SFCORR 0x9868
130 #define AR_PHY_SFCORR_M2COUNT_THR 0x0000001F
131 #define AR_PHY_SFCORR_M2COUNT_THR_S 0
132 #define AR_PHY_SFCORR_M1_THRESH 0x00FE0000
133 #define AR_PHY_SFCORR_M1_THRESH_S 17
134 #define AR_PHY_SFCORR_M2_THRESH 0x7F000000
135 #define AR_PHY_SFCORR_M2_THRESH_S 24
137 #define AR_PHY_SLEEP_CTR_CONTROL 0x9870
138 #define AR_PHY_SLEEP_CTR_LIMIT 0x9874
139 #define AR_PHY_SLEEP_SCAL 0x9878
141 #define AR_PHY_PLL_CTL 0x987c /* PLL control register */
142 #define AR_PHY_PLL_CTL_40 0xaa /* 40 MHz */
143 #define AR_PHY_PLL_CTL_44 0xab /* 44 MHz for 11b, 11g */
144 #define AR_PHY_PLL_CTL_44_5112 0xeb /* 44 MHz for 11b, 11g */
145 #define AR_PHY_PLL_CTL_40_5112 0xea /* 40 MHz for 11a, turbos */
146 #define AR_PHY_PLL_CTL_40_5413 0x04 /* 40 MHz for 11a, turbos with 5413 */
147 #define AR_PHY_PLL_CTL_HALF 0x100 /* Half clock for 1/2 chan width */
148 #define AR_PHY_PLL_CTL_QUARTER 0x200 /* Quarter clock for 1/4 chan width */
150 #define AR_PHY_BIN_MASK_1 0x9900
151 #define AR_PHY_BIN_MASK_2 0x9904
152 #define AR_PHY_BIN_MASK_3 0x9908
154 #define AR_PHY_MASK_CTL 0x990c /* What are these for?? */
155 #define AR_PHY_MASK_CTL_MASK_4 0x00003FFF
156 #define AR_PHY_MASK_CTL_MASK_4_S 0
157 #define AR_PHY_MASK_CTL_RATE 0xFF000000
158 #define AR_PHY_MASK_CTL_RATE_S 24
160 #define AR_PHY_RX_DELAY 0x9914 /* analog pow-on time (100ns) */
161 #define AR_PHY_RX_DELAY_DELAY 0x00003FFF /* delay from wakeup to rx ena */
163 #define AR_PHY_TIMING_CTRL4 0x9920 /* timing control */
164 #define AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF 0x01F /* Mask for kcos_theta-1 for q correction */
165 #define AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF_S 0 /* shift for Q_COFF */
166 #define AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF 0x7E0 /* Mask for sin_theta for i correction */
167 #define AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF_S 5 /* Shift for sin_theta for i correction */
168 #define AR_PHY_TIMING_CTRL4_IQCORR_ENABLE 0x800 /* enable IQ correction */
169 #define AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX 0xF000 /* Mask for max number of samples (logarithmic) */
170 #define AR_PHY_TIMING_CTRL4_IQCAL_LOG_COUNT_MAX_S 12 /* Shift for max number of samples */
171 #define AR_PHY_TIMING_CTRL4_DO_IQCAL 0x10000 /* perform IQ calibration */
172 #define AR_PHY_TIMING_CTRL4_ENABLE_SPUR_FILTER 0x40000000 /* Enable spur filter */
173 #define AR_PHY_TIMING_CTRL4_ENABLE_CHAN_MASK 0x20000000
174 #define AR_PHY_TIMING_CTRL4_ENABLE_PILOT_MASK 0x10000000
176 #define AR_PHY_TIMING5 0x9924
177 #define AR_PHY_TIMING5_CYCPWR_THR1 0x000000FE
178 #define AR_PHY_TIMING5_CYCPWR_THR1_S 1
180 #define AR_PHY_PAPD_PROBE 0x9930
181 #define AR_PHY_PAPD_PROBE_POWERTX 0x00007E00
182 #define AR_PHY_PAPD_PROBE_POWERTX_S 9
183 #define AR_PHY_PAPD_PROBE_NEXT_TX 0x00008000 /* command to take next reading */
184 #define AR_PHY_PAPD_PROBE_TYPE 0x01800000
185 #define AR_PHY_PAPD_PROBE_TYPE_S 23
186 #define AR_PHY_PAPD_PROBE_TYPE_OFDM 0
187 #define AR_PHY_PAPD_PROBE_TYPE_CCK 2
188 #define AR_PHY_PAPD_PROBE_GAINF 0xFE000000
189 #define AR_PHY_PAPD_PROBE_GAINF_S 25
191 #define AR_PHY_POWER_TX_RATE1 0x9934
192 #define AR_PHY_POWER_TX_RATE2 0x9938
193 #define AR_PHY_POWER_TX_RATE_MAX 0x993c
194 #define AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE 0x00000040
196 #define AR_PHY_FRAME_CTL 0x9944
197 #define AR_PHY_FRAME_CTL_TX_CLIP 0x00000038
198 #define AR_PHY_FRAME_CTL_TX_CLIP_S 3
199 #define AR_PHY_FRAME_CTL_ERR_SERV 0x20000000
200 #define AR_PHY_FRAME_CTL_ERR_SERV_S 29
201 #define AR_PHY_FRAME_CTL_EMU_M 0x80000000
202 #define AR_PHY_FRAME_CTL_EMU_S 31
203 #define AR_PHY_FRAME_CTL_WINLEN 0x00000003
204 #define AR_PHY_FRAME_CTL_WINLEN_S 0
206 #define AR_PHY_TXPWRADJ 0x994C /* BB Rev 4.2+ only */
207 #define AR_PHY_TXPWRADJ_CCK_GAIN_DELTA 0x00000FC0
208 #define AR_PHY_TXPWRADJ_CCK_GAIN_DELTA_S 6
209 #define AR_PHY_TXPWRADJ_CCK_PCDAC_INDEX 0x00FC0000
210 #define AR_PHY_TXPWRADJ_CCK_PCDAC_INDEX_S 18
212 #define AR_PHY_RADAR_0 0x9954 /* radar detection settings */
213 #define AR_PHY_RADAR_0_ENA 0x00000001 /* Enable radar detection */
214 #define AR_PHY_RADAR_0_INBAND 0x0000003e /* Inband pulse threshold */
215 #define AR_PHY_RADAR_0_INBAND_S 1
216 #define AR_PHY_RADAR_0_PRSSI 0x00000FC0 /* Pulse rssi threshold */
217 #define AR_PHY_RADAR_0_PRSSI_S 6
218 #define AR_PHY_RADAR_0_HEIGHT 0x0003F000 /* Pulse height threshold */
219 #define AR_PHY_RADAR_0_HEIGHT_S 12
220 #define AR_PHY_RADAR_0_RRSSI 0x00FC0000 /* Radar rssi threshold */
221 #define AR_PHY_RADAR_0_RRSSI_S 18
222 #define AR_PHY_RADAR_0_FIRPWR 0x7F000000 /* Radar firpwr threshold */
223 #define AR_PHY_RADAR_0_FIRPWR_S 24
226 #define AR_PHY_SIGMA_DELTA 0x996C /* AR5312 only */
227 #define AR_PHY_SIGMA_DELTA_ADC_SEL 0x00000003
228 #define AR_PHY_SIGMA_DELTA_ADC_SEL_S 0
229 #define AR_PHY_SIGMA_DELTA_FILT2 0x000000F8
230 #define AR_PHY_SIGMA_DELTA_FILT2_S 3
231 #define AR_PHY_SIGMA_DELTA_FILT1 0x00001F00
232 #define AR_PHY_SIGMA_DELTA_FILT1_S 8
233 #define AR_PHY_SIGMA_DELTA_ADC_CLIP 0x01FFE000
234 #define AR_PHY_SIGMA_DELTA_ADC_CLIP_S 13
236 #define AR_PHY_RESTART 0x9970 /* restart */
237 #define AR_PHY_RESTART_DIV_GC 0x001C0000 /* bb_ant_fast_div_gc_limit */
238 #define AR_PHY_RESTART_DIV_GC_S 18
240 #define AR_PHY_RFBUS_REQ 0x997C
241 #define AR_PHY_RFBUS_REQ_REQUEST 0x00000001
243 #define AR_PHY_TIMING7 0x9980 /* Spur mitigation masks */
244 #define AR_PHY_TIMING8 0x9984
245 #define AR_PHY_TIMING8_PILOT_MASK_2 0x000FFFFF
246 #define AR_PHY_TIMING8_PILOT_MASK_2_S 0
248 #define AR_PHY_BIN_MASK2_1 0x9988
249 #define AR_PHY_BIN_MASK2_2 0x998c
250 #define AR_PHY_BIN_MASK2_3 0x9990
251 #define AR_PHY_BIN_MASK2_4 0x9994
252 #define AR_PHY_BIN_MASK2_4_MASK_4 0x00003FFF
253 #define AR_PHY_BIN_MASK2_4_MASK_4_S 0
255 #define AR_PHY_TIMING9 0x9998
256 #define AR_PHY_TIMING10 0x999c
257 #define AR_PHY_TIMING10_PILOT_MASK_2 0x000FFFFF
258 #define AR_PHY_TIMING10_PILOT_MASK_2_S 0
260 #define AR_PHY_TIMING11 0x99a0 /* Spur Mitigation control */
261 #define AR_PHY_TIMING11_SPUR_DELTA_PHASE 0x000FFFFF
262 #define AR_PHY_TIMING11_SPUR_DELTA_PHASE_S 0
263 #define AR_PHY_TIMING11_SPUR_FREQ_SD 0x3FF00000
264 #define AR_PHY_TIMING11_SPUR_FREQ_SD_S 20
265 #define AR_PHY_TIMING11_USE_SPUR_IN_AGC 0x40000000
266 #define AR_PHY_TIMING11_USE_SPUR_IN_SELFCOR 0x80000000
268 #define AR_PHY_HEAVY_CLIP_ENABLE 0x99E0
270 #define AR_PHY_M_SLEEP 0x99f0 /* sleep control registers */
271 #define AR_PHY_REFCLKDLY 0x99f4
272 #define AR_PHY_REFCLKPD 0x99f8
274 /* PHY IQ calibration results */
275 #define AR_PHY_IQCAL_RES_PWR_MEAS_I 0x9c10 /* power measurement for I */
276 #define AR_PHY_IQCAL_RES_PWR_MEAS_Q 0x9c14 /* power measurement for Q */
277 #define AR_PHY_IQCAL_RES_IQ_CORR_MEAS 0x9c18 /* IQ correlation measurement */
279 #define AR_PHY_CURRENT_RSSI 0x9c1c /* rssi of current frame rx'd */
281 #define AR_PHY_RFBUS_GNT 0x9c20
282 #define AR_PHY_RFBUS_GNT_GRANT 0x1
284 #define AR_PHY_PCDAC_TX_POWER_0 0xA180
285 #define AR_PHY_PCDAC_TX_POWER(_n) (AR_PHY_PCDAC_TX_POWER_0 + ((_n)<<2))
287 #define AR_PHY_MODE 0xA200 /* Mode register */
288 #define AR_PHY_MODE_QUARTER 0x40 /* Quarter Rate */
289 #define AR_PHY_MODE_HALF 0x20 /* Half Rate */
290 #define AR_PHY_MODE_AR5112 0x08 /* AR5112 */
291 #define AR_PHY_MODE_AR5111 0x00 /* AR5111/AR2111 */
292 #define AR_PHY_MODE_DYNAMIC 0x04 /* dynamic CCK/OFDM mode */
293 #define AR_PHY_MODE_RF2GHZ 0x02 /* 2.4 GHz */
294 #define AR_PHY_MODE_RF5GHZ 0x00 /* 5 GHz */
295 #define AR_PHY_MODE_CCK 0x01 /* CCK */
296 #define AR_PHY_MODE_OFDM 0x00 /* OFDM */
297 #define AR_PHY_MODE_DYN_CCK_DISABLE 0x100 /* Disable dynamic CCK detection */
299 #define AR_PHY_CCK_TX_CTRL 0xA204
300 #define AR_PHY_CCK_TX_CTRL_JAPAN 0x00000010
302 #define AR_PHY_CCK_DETECT 0xA208
303 #define AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK 0x0000003F
304 #define AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_S 0
305 #define AR_PHY_CCK_DETECT_BB_ENABLE_ANT_FAST_DIV 0x2000
307 #define AR_PHY_GAIN_2GHZ 0xA20C
308 #define AR_PHY_GAIN_2GHZ_RXTX_MARGIN 0x00FC0000
309 #define AR_PHY_GAIN_2GHZ_RXTX_MARGIN_S 18
311 #define AR_PHY_CCK_RXCTRL4 0xA21C
312 #define AR_PHY_CCK_RXCTRL4_FREQ_EST_SHORT 0x01F80000
313 #define AR_PHY_CCK_RXCTRL4_FREQ_EST_SHORT_S 19
315 #define AR_PHY_DAG_CTRLCCK 0xA228
316 #define AR_PHY_DAG_CTRLCCK_EN_RSSI_THR 0x00000200 /* BB Rev 4.2+ only */
317 #define AR_PHY_DAG_CTRLCCK_RSSI_THR 0x0001FC00 /* BB Rev 4.2+ only */
318 #define AR_PHY_DAG_CTRLCCK_RSSI_THR_S 10 /* BB Rev 4.2+ only */
320 #define AR_PHY_POWER_TX_RATE3 0xA234
321 #define AR_PHY_POWER_TX_RATE4 0xA238
323 #define AR_PHY_FAST_ADC 0xA24C
324 #define AR_PHY_BLUETOOTH 0xA254
326 #define AR_PHY_TPCRG1 0xA258 /* ar2413 power control */
327 #define AR_PHY_TPCRG1_NUM_PD_GAIN 0x0000c000
328 #define AR_PHY_TPCRG1_NUM_PD_GAIN_S 14
329 #define AR_PHY_TPCRG1_PDGAIN_SETTING1 0x00030000
330 #define AR_PHY_TPCRG1_PDGAIN_SETTING1_S 16
331 #define AR_PHY_TPCRG1_PDGAIN_SETTING2 0x000c0000
332 #define AR_PHY_TPCRG1_PDGAIN_SETTING2_S 18
333 #define AR_PHY_TPCRG1_PDGAIN_SETTING3 0x00300000
334 #define AR_PHY_TPCRG1_PDGAIN_SETTING3_S 20
336 #define AR_PHY_TPCRG5 0xA26C /* ar2413 power control */
337 #define AR_PHY_TPCRG5_PD_GAIN_OVERLAP 0x0000000F
338 #define AR_PHY_TPCRG5_PD_GAIN_OVERLAP_S 0
339 #define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1 0x000003F0
340 #define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1_S 4
341 #define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2 0x0000FC00
342 #define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2_S 10
343 #define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3 0x003F0000
344 #define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3_S 16
345 #define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4 0x0FC00000
346 #define AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4_S 22
348 #endif /* _DEV_ATH_AR5212PHY_H_ */