2 * Copyright (c) 2001 Wind River Systems
3 * Copyright (c) 1997, 1998, 1999, 2000, 2001
4 * Bill Paul <william.paul@windriver.com>. All rights reserved.
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions
9 * 1. Redistributions of source code must retain the above copyright
10 * notice, this list of conditions and the following disclaimer.
11 * 2. Redistributions in binary form must reproduce the above copyright
12 * notice, this list of conditions and the following disclaimer in the
13 * documentation and/or other materials provided with the distribution.
14 * 3. All advertising materials mentioning features or use of this software
15 * must display the following acknowledgement:
16 * This product includes software developed by Bill Paul.
17 * 4. Neither the name of the author nor the names of any co-contributors
18 * may be used to endorse or promote products derived from this software
19 * without specific prior written permission.
21 * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND
22 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24 * ARE DISCLAIMED. IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD
25 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
31 * THE POSSIBILITY OF SUCH DAMAGE.
33 * $FreeBSD: src/sys/dev/lge/if_lge.c,v 1.5.2.2 2001/12/14 19:49:23 jlemon Exp $
34 * $DragonFly: src/sys/dev/netif/lge/if_lge.c,v 1.3 2003/07/26 14:25:21 rob Exp $
36 * $FreeBSD: src/sys/dev/lge/if_lge.c,v 1.5.2.2 2001/12/14 19:49:23 jlemon Exp $
40 * Level 1 LXT1001 gigabit ethernet driver for FreeBSD. Public
41 * documentation not available, but ask me nicely.
43 * Written by Bill Paul <william.paul@windriver.com>
48 * The Level 1 chip is used on some D-Link, SMC and Addtron NICs.
49 * It's a 64-bit PCI part that supports TCP/IP checksum offload,
50 * VLAN tagging/insertion, GMII and TBI (1000baseX) ports. There
51 * are three supported methods for data transfer between host and
52 * NIC: programmed I/O, traditional scatter/gather DMA and Packet
53 * Propulsion Technology (tm) DMA. The latter mechanism is a form
54 * of double buffer DMA where the packet data is copied to a
55 * pre-allocated DMA buffer who's physical address has been loaded
56 * into a table at device initialization time. The rationale is that
57 * the virtual to physical address translation needed for normal
58 * scatter/gather DMA is more expensive than the data copy needed
59 * for double buffering. This may be true in Windows NT and the like,
60 * but it isn't true for us, at least on the x86 arch. This driver
61 * uses the scatter/gather I/O method for both TX and RX.
63 * The LXT1001 only supports TCP/IP checksum offload on receive.
64 * Also, the VLAN tagging is done using a 16-entry table which allows
65 * the chip to perform hardware filtering based on VLAN tags. Sadly,
66 * our vlan support doesn't currently play well with this kind of
70 * - Jeff James at Intel, for arranging to have the LXT1001 manual
71 * released (at long last)
72 * - Beny Chen at D-Link, for actually sending it to me
73 * - Brad Short and Keith Alexis at SMC, for sending me sample
74 * SMC9462SX and SMC9462TX adapters for testing
75 * - Paul Saab at Y!, for not killing me (though it remains to be seen
76 * if in fact he did me much of a favor)
79 #include <sys/param.h>
80 #include <sys/systm.h>
81 #include <sys/sockio.h>
83 #include <sys/malloc.h>
84 #include <sys/kernel.h>
85 #include <sys/socket.h>
88 #include <net/if_arp.h>
89 #include <net/ethernet.h>
90 #include <net/if_dl.h>
91 #include <net/if_media.h>
95 #include <vm/vm.h> /* for vtophys */
96 #include <vm/pmap.h> /* for vtophys */
97 #include <machine/clock.h> /* for DELAY */
98 #include <machine/bus_pio.h>
99 #include <machine/bus_memio.h>
100 #include <machine/bus.h>
101 #include <machine/resource.h>
103 #include <sys/rman.h>
105 #include <dev/mii/mii.h>
106 #include <dev/mii/miivar.h>
108 #include <pci/pcireg.h>
109 #include <pci/pcivar.h>
111 #define LGE_USEIOSPACE
113 #include <dev/lge/if_lgereg.h>
115 /* "controller miibus0" required. See GENERIC if you get errors here. */
116 #include "miibus_if.h"
119 * Various supported device vendors/types and their names.
121 static struct lge_type lge_devs[] = {
122 { LGE_VENDORID, LGE_DEVICEID, "Level 1 Gigabit Ethernet" },
126 static int lge_probe __P((device_t));
127 static int lge_attach __P((device_t));
128 static int lge_detach __P((device_t));
130 static int lge_alloc_jumbo_mem __P((struct lge_softc *));
131 static void lge_free_jumbo_mem __P((struct lge_softc *));
132 static void *lge_jalloc __P((struct lge_softc *));
133 static void lge_jfree __P((caddr_t, u_int));
134 static void lge_jref __P((caddr_t, u_int));
136 static int lge_newbuf __P((struct lge_softc *,
137 struct lge_rx_desc *,
139 static int lge_encap __P((struct lge_softc *,
140 struct mbuf *, u_int32_t *));
141 static void lge_rxeof __P((struct lge_softc *, int));
142 static void lge_rxeoc __P((struct lge_softc *));
143 static void lge_txeof __P((struct lge_softc *));
144 static void lge_intr __P((void *));
145 static void lge_tick __P((void *));
146 static void lge_start __P((struct ifnet *));
147 static int lge_ioctl __P((struct ifnet *, u_long, caddr_t));
148 static void lge_init __P((void *));
149 static void lge_stop __P((struct lge_softc *));
150 static void lge_watchdog __P((struct ifnet *));
151 static void lge_shutdown __P((device_t));
152 static int lge_ifmedia_upd __P((struct ifnet *));
153 static void lge_ifmedia_sts __P((struct ifnet *, struct ifmediareq *));
155 static void lge_eeprom_getword __P((struct lge_softc *, int, u_int16_t *));
156 static void lge_read_eeprom __P((struct lge_softc *, caddr_t, int,
159 static int lge_miibus_readreg __P((device_t, int, int));
160 static int lge_miibus_writereg __P((device_t, int, int, int));
161 static void lge_miibus_statchg __P((device_t));
163 static void lge_setmulti __P((struct lge_softc *));
164 static u_int32_t lge_crc __P((struct lge_softc *, caddr_t));
165 static void lge_reset __P((struct lge_softc *));
166 static int lge_list_rx_init __P((struct lge_softc *));
167 static int lge_list_tx_init __P((struct lge_softc *));
169 #ifdef LGE_USEIOSPACE
170 #define LGE_RES SYS_RES_IOPORT
171 #define LGE_RID LGE_PCI_LOIO
173 #define LGE_RES SYS_RES_MEMORY
174 #define LGE_RID LGE_PCI_LOMEM
177 static device_method_t lge_methods[] = {
178 /* Device interface */
179 DEVMETHOD(device_probe, lge_probe),
180 DEVMETHOD(device_attach, lge_attach),
181 DEVMETHOD(device_detach, lge_detach),
182 DEVMETHOD(device_shutdown, lge_shutdown),
185 DEVMETHOD(bus_print_child, bus_generic_print_child),
186 DEVMETHOD(bus_driver_added, bus_generic_driver_added),
189 DEVMETHOD(miibus_readreg, lge_miibus_readreg),
190 DEVMETHOD(miibus_writereg, lge_miibus_writereg),
191 DEVMETHOD(miibus_statchg, lge_miibus_statchg),
196 static driver_t lge_driver = {
199 sizeof(struct lge_softc)
202 static devclass_t lge_devclass;
204 DRIVER_MODULE(if_lge, pci, lge_driver, lge_devclass, 0, 0);
205 DRIVER_MODULE(miibus, lge, miibus_driver, miibus_devclass, 0, 0);
207 #define LGE_SETBIT(sc, reg, x) \
208 CSR_WRITE_4(sc, reg, \
209 CSR_READ_4(sc, reg) | (x))
211 #define LGE_CLRBIT(sc, reg, x) \
212 CSR_WRITE_4(sc, reg, \
213 CSR_READ_4(sc, reg) & ~(x))
216 CSR_WRITE_4(sc, LGE_MEAR, CSR_READ_4(sc, LGE_MEAR) | x)
219 CSR_WRITE_4(sc, LGE_MEAR, CSR_READ_4(sc, LGE_MEAR) & ~x)
222 * Read a word of data stored in the EEPROM at address 'addr.'
224 static void lge_eeprom_getword(sc, addr, dest)
225 struct lge_softc *sc;
232 CSR_WRITE_4(sc, LGE_EECTL, LGE_EECTL_CMD_READ|
233 LGE_EECTL_SINGLEACCESS|((addr >> 1) << 8));
235 for (i = 0; i < LGE_TIMEOUT; i++)
236 if (!(CSR_READ_4(sc, LGE_EECTL) & LGE_EECTL_CMD_READ))
239 if (i == LGE_TIMEOUT) {
240 printf("lge%d: EEPROM read timed out\n", sc->lge_unit);
244 val = CSR_READ_4(sc, LGE_EEDATA);
247 *dest = (val >> 16) & 0xFFFF;
249 *dest = val & 0xFFFF;
255 * Read a sequence of words from the EEPROM.
257 static void lge_read_eeprom(sc, dest, off, cnt, swap)
258 struct lge_softc *sc;
265 u_int16_t word = 0, *ptr;
267 for (i = 0; i < cnt; i++) {
268 lge_eeprom_getword(sc, off + i, &word);
269 ptr = (u_int16_t *)(dest + (i * 2));
279 static int lge_miibus_readreg(dev, phy, reg)
283 struct lge_softc *sc;
286 sc = device_get_softc(dev);
289 * If we have a non-PCS PHY, pretend that the internal
290 * autoneg stuff at PHY address 0 isn't there so that
291 * the miibus code will find only the GMII PHY.
293 if (sc->lge_pcs == 0 && phy == 0)
296 CSR_WRITE_4(sc, LGE_GMIICTL, (phy << 8) | reg | LGE_GMIICMD_READ);
298 for (i = 0; i < LGE_TIMEOUT; i++)
299 if (!(CSR_READ_4(sc, LGE_GMIICTL) & LGE_GMIICTL_CMDBUSY))
302 if (i == LGE_TIMEOUT) {
303 printf("lge%d: PHY read timed out\n", sc->lge_unit);
307 return(CSR_READ_4(sc, LGE_GMIICTL) >> 16);
310 static int lge_miibus_writereg(dev, phy, reg, data)
314 struct lge_softc *sc;
317 sc = device_get_softc(dev);
319 CSR_WRITE_4(sc, LGE_GMIICTL,
320 (data << 16) | (phy << 8) | reg | LGE_GMIICMD_WRITE);
322 for (i = 0; i < LGE_TIMEOUT; i++)
323 if (!(CSR_READ_4(sc, LGE_GMIICTL) & LGE_GMIICTL_CMDBUSY))
326 if (i == LGE_TIMEOUT) {
327 printf("lge%d: PHY write timed out\n", sc->lge_unit);
334 static void lge_miibus_statchg(dev)
337 struct lge_softc *sc;
338 struct mii_data *mii;
340 sc = device_get_softc(dev);
341 mii = device_get_softc(sc->lge_miibus);
343 LGE_CLRBIT(sc, LGE_GMIIMODE, LGE_GMIIMODE_SPEED);
344 switch (IFM_SUBTYPE(mii->mii_media_active)) {
347 LGE_SETBIT(sc, LGE_GMIIMODE, LGE_SPEED_1000);
350 LGE_SETBIT(sc, LGE_GMIIMODE, LGE_SPEED_100);
353 LGE_SETBIT(sc, LGE_GMIIMODE, LGE_SPEED_10);
357 * Choose something, even if it's wrong. Clearing
358 * all the bits will hose autoneg on the internal
361 LGE_SETBIT(sc, LGE_GMIIMODE, LGE_SPEED_1000);
365 if ((mii->mii_media_active & IFM_GMASK) == IFM_FDX) {
366 LGE_SETBIT(sc, LGE_GMIIMODE, LGE_GMIIMODE_FDX);
368 LGE_CLRBIT(sc, LGE_GMIIMODE, LGE_GMIIMODE_FDX);
374 static u_int32_t lge_crc(sc, addr)
375 struct lge_softc *sc;
378 u_int32_t crc, carry;
382 /* Compute CRC for the address value. */
383 crc = 0xFFFFFFFF; /* initial value */
385 for (i = 0; i < 6; i++) {
387 for (j = 0; j < 8; j++) {
388 carry = ((crc & 0x80000000) ? 1 : 0) ^ (c & 0x01);
392 crc = (crc ^ 0x04c11db6) | carry;
397 * return the filter bit position
399 return((crc >> 26) & 0x0000003F);
402 static void lge_setmulti(sc)
403 struct lge_softc *sc;
406 struct ifmultiaddr *ifma;
407 u_int32_t h = 0, hashes[2] = { 0, 0 };
409 ifp = &sc->arpcom.ac_if;
411 /* Make sure multicast hash table is enabled. */
412 CSR_WRITE_4(sc, LGE_MODE1, LGE_MODE1_SETRST_CTL1|LGE_MODE1_RX_MCAST);
414 if (ifp->if_flags & IFF_ALLMULTI || ifp->if_flags & IFF_PROMISC) {
415 CSR_WRITE_4(sc, LGE_MAR0, 0xFFFFFFFF);
416 CSR_WRITE_4(sc, LGE_MAR1, 0xFFFFFFFF);
420 /* first, zot all the existing hash bits */
421 CSR_WRITE_4(sc, LGE_MAR0, 0);
422 CSR_WRITE_4(sc, LGE_MAR1, 0);
424 /* now program new ones */
425 for (ifma = ifp->if_multiaddrs.lh_first; ifma != NULL;
426 ifma = ifma->ifma_link.le_next) {
427 if (ifma->ifma_addr->sa_family != AF_LINK)
429 h = lge_crc(sc, LLADDR((struct sockaddr_dl *)ifma->ifma_addr));
431 hashes[0] |= (1 << h);
433 hashes[1] |= (1 << (h - 32));
436 CSR_WRITE_4(sc, LGE_MAR0, hashes[0]);
437 CSR_WRITE_4(sc, LGE_MAR1, hashes[1]);
442 static void lge_reset(sc)
443 struct lge_softc *sc;
447 LGE_SETBIT(sc, LGE_MODE1, LGE_MODE1_SETRST_CTL0|LGE_MODE1_SOFTRST);
449 for (i = 0; i < LGE_TIMEOUT; i++) {
450 if (!(CSR_READ_4(sc, LGE_MODE1) & LGE_MODE1_SOFTRST))
454 if (i == LGE_TIMEOUT)
455 printf("lge%d: reset never completed\n", sc->lge_unit);
457 /* Wait a little while for the chip to get its brains in order. */
464 * Probe for a Level 1 chip. Check the PCI vendor and device
465 * IDs against our list and return a device name if we find a match.
467 static int lge_probe(dev)
474 while(t->lge_name != NULL) {
475 if ((pci_get_vendor(dev) == t->lge_vid) &&
476 (pci_get_device(dev) == t->lge_did)) {
477 device_set_desc(dev, t->lge_name);
487 * Attach the interface. Allocate softc structures, do ifmedia
488 * setup and ethernet/BPF attach.
490 static int lge_attach(dev)
494 u_char eaddr[ETHER_ADDR_LEN];
496 struct lge_softc *sc;
498 int unit, error = 0, rid;
502 sc = device_get_softc(dev);
503 unit = device_get_unit(dev);
504 bzero(sc, sizeof(struct lge_softc));
507 * Handle power management nonsense.
509 command = pci_read_config(dev, LGE_PCI_CAPID, 4) & 0x000000FF;
510 if (command == 0x01) {
512 command = pci_read_config(dev, LGE_PCI_PWRMGMTCTRL, 4);
513 if (command & LGE_PSTATE_MASK) {
514 u_int32_t iobase, membase, irq;
516 /* Save important PCI config data. */
517 iobase = pci_read_config(dev, LGE_PCI_LOIO, 4);
518 membase = pci_read_config(dev, LGE_PCI_LOMEM, 4);
519 irq = pci_read_config(dev, LGE_PCI_INTLINE, 4);
521 /* Reset the power state. */
522 printf("lge%d: chip is in D%d power mode "
523 "-- setting to D0\n", unit, command & LGE_PSTATE_MASK);
524 command &= 0xFFFFFFFC;
525 pci_write_config(dev, LGE_PCI_PWRMGMTCTRL, command, 4);
527 /* Restore PCI config data. */
528 pci_write_config(dev, LGE_PCI_LOIO, iobase, 4);
529 pci_write_config(dev, LGE_PCI_LOMEM, membase, 4);
530 pci_write_config(dev, LGE_PCI_INTLINE, irq, 4);
535 * Map control/status registers.
537 command = pci_read_config(dev, PCIR_COMMAND, 4);
538 command |= (PCIM_CMD_PORTEN|PCIM_CMD_MEMEN|PCIM_CMD_BUSMASTEREN);
539 pci_write_config(dev, PCIR_COMMAND, command, 4);
540 command = pci_read_config(dev, PCIR_COMMAND, 4);
542 #ifdef LGE_USEIOSPACE
543 if (!(command & PCIM_CMD_PORTEN)) {
544 printf("lge%d: failed to enable I/O ports!\n", unit);
549 if (!(command & PCIM_CMD_MEMEN)) {
550 printf("lge%d: failed to enable memory mapping!\n", unit);
557 sc->lge_res = bus_alloc_resource(dev, LGE_RES, &rid,
558 0, ~0, 1, RF_ACTIVE);
560 if (sc->lge_res == NULL) {
561 printf("lge%d: couldn't map ports/memory\n", unit);
566 sc->lge_btag = rman_get_bustag(sc->lge_res);
567 sc->lge_bhandle = rman_get_bushandle(sc->lge_res);
569 /* Allocate interrupt */
571 sc->lge_irq = bus_alloc_resource(dev, SYS_RES_IRQ, &rid, 0, ~0, 1,
572 RF_SHAREABLE | RF_ACTIVE);
574 if (sc->lge_irq == NULL) {
575 printf("lge%d: couldn't map interrupt\n", unit);
576 bus_release_resource(dev, LGE_RES, LGE_RID, sc->lge_res);
581 error = bus_setup_intr(dev, sc->lge_irq, INTR_TYPE_NET,
582 lge_intr, sc, &sc->lge_intrhand);
585 bus_release_resource(dev, SYS_RES_IRQ, 0, sc->lge_irq);
586 bus_release_resource(dev, LGE_RES, LGE_RID, sc->lge_res);
587 printf("lge%d: couldn't set up irq\n", unit);
591 /* Reset the adapter. */
595 * Get station address from the EEPROM.
597 lge_read_eeprom(sc, (caddr_t)&eaddr[0], LGE_EE_NODEADDR_0, 1, 0);
598 lge_read_eeprom(sc, (caddr_t)&eaddr[2], LGE_EE_NODEADDR_1, 1, 0);
599 lge_read_eeprom(sc, (caddr_t)&eaddr[4], LGE_EE_NODEADDR_2, 1, 0);
602 * A Level 1 chip was detected. Inform the world.
604 printf("lge%d: Ethernet address: %6D\n", unit, eaddr, ":");
607 callout_handle_init(&sc->lge_stat_ch);
608 bcopy(eaddr, (char *)&sc->arpcom.ac_enaddr, ETHER_ADDR_LEN);
610 sc->lge_ldata = contigmalloc(sizeof(struct lge_list_data), M_DEVBUF,
611 M_NOWAIT, 0, 0xffffffff, PAGE_SIZE, 0);
613 if (sc->lge_ldata == NULL) {
614 printf("lge%d: no memory for list buffers!\n", unit);
615 bus_teardown_intr(dev, sc->lge_irq, sc->lge_intrhand);
616 bus_release_resource(dev, SYS_RES_IRQ, 0, sc->lge_irq);
617 bus_release_resource(dev, LGE_RES, LGE_RID, sc->lge_res);
621 bzero(sc->lge_ldata, sizeof(struct lge_list_data));
623 /* Try to allocate memory for jumbo buffers. */
624 if (lge_alloc_jumbo_mem(sc)) {
625 printf("lge%d: jumbo buffer allocation failed\n",
627 contigfree(sc->lge_ldata,
628 sizeof(struct lge_list_data), M_DEVBUF);
629 bus_teardown_intr(dev, sc->lge_irq, sc->lge_intrhand);
630 bus_release_resource(dev, SYS_RES_IRQ, 0, sc->lge_irq);
631 bus_release_resource(dev, LGE_RES, LGE_RID, sc->lge_res);
636 ifp = &sc->arpcom.ac_if;
639 ifp->if_name = "lge";
640 ifp->if_mtu = ETHERMTU;
641 ifp->if_flags = IFF_BROADCAST | IFF_SIMPLEX | IFF_MULTICAST;
642 ifp->if_ioctl = lge_ioctl;
643 ifp->if_output = ether_output;
644 ifp->if_start = lge_start;
645 ifp->if_watchdog = lge_watchdog;
646 ifp->if_init = lge_init;
647 ifp->if_baudrate = 1000000000;
648 ifp->if_snd.ifq_maxlen = LGE_TX_LIST_CNT - 1;
649 ifp->if_capabilities = IFCAP_RXCSUM;
650 ifp->if_capenable = ifp->if_capabilities;
652 if (CSR_READ_4(sc, LGE_GMIIMODE) & LGE_GMIIMODE_PCSENH)
660 if (mii_phy_probe(dev, &sc->lge_miibus,
661 lge_ifmedia_upd, lge_ifmedia_sts)) {
662 printf("lge%d: MII without any PHY!\n", sc->lge_unit);
663 contigfree(sc->lge_ldata,
664 sizeof(struct lge_list_data), M_DEVBUF);
665 lge_free_jumbo_mem(sc);
666 bus_teardown_intr(dev, sc->lge_irq, sc->lge_intrhand);
667 bus_release_resource(dev, SYS_RES_IRQ, 0, sc->lge_irq);
668 bus_release_resource(dev, LGE_RES, LGE_RID, sc->lge_res);
674 * Call MI attach routine.
676 ether_ifattach(ifp, ETHER_BPF_SUPPORTED);
677 callout_handle_init(&sc->lge_stat_ch);
684 static int lge_detach(dev)
687 struct lge_softc *sc;
693 sc = device_get_softc(dev);
694 ifp = &sc->arpcom.ac_if;
698 ether_ifdetach(ifp, ETHER_BPF_SUPPORTED);
700 bus_generic_detach(dev);
701 device_delete_child(dev, sc->lge_miibus);
703 bus_teardown_intr(dev, sc->lge_irq, sc->lge_intrhand);
704 bus_release_resource(dev, SYS_RES_IRQ, 0, sc->lge_irq);
705 bus_release_resource(dev, LGE_RES, LGE_RID, sc->lge_res);
707 contigfree(sc->lge_ldata, sizeof(struct lge_list_data), M_DEVBUF);
708 lge_free_jumbo_mem(sc);
716 * Initialize the transmit descriptors.
718 static int lge_list_tx_init(sc)
719 struct lge_softc *sc;
721 struct lge_list_data *ld;
722 struct lge_ring_data *cd;
727 for (i = 0; i < LGE_TX_LIST_CNT; i++) {
728 ld->lge_tx_list[i].lge_mbuf = NULL;
729 ld->lge_tx_list[i].lge_ctl = 0;
732 cd->lge_tx_prod = cd->lge_tx_cons = 0;
739 * Initialize the RX descriptors and allocate mbufs for them. Note that
740 * we arralge the descriptors in a closed ring, so that the last descriptor
741 * points back to the first.
743 static int lge_list_rx_init(sc)
744 struct lge_softc *sc;
746 struct lge_list_data *ld;
747 struct lge_ring_data *cd;
753 cd->lge_rx_prod = cd->lge_rx_cons = 0;
755 CSR_WRITE_4(sc, LGE_RXDESC_ADDR_HI, 0);
757 for (i = 0; i < LGE_RX_LIST_CNT; i++) {
758 if (CSR_READ_1(sc, LGE_RXCMDFREE_8BIT) == 0)
760 if (lge_newbuf(sc, &ld->lge_rx_list[i], NULL) == ENOBUFS)
764 /* Clear possible 'rx command queue empty' interrupt. */
765 CSR_READ_4(sc, LGE_ISR);
771 * Initialize an RX descriptor and attach an MBUF cluster.
773 static int lge_newbuf(sc, c, m)
774 struct lge_softc *sc;
775 struct lge_rx_desc *c;
778 struct mbuf *m_new = NULL;
782 MGETHDR(m_new, M_DONTWAIT, MT_DATA);
784 printf("lge%d: no memory for rx list "
785 "-- packet dropped!\n", sc->lge_unit);
789 /* Allocate the jumbo buffer */
790 buf = lge_jalloc(sc);
793 printf("lge%d: jumbo allocation failed "
794 "-- packet dropped!\n", sc->lge_unit);
799 /* Attach the buffer to the mbuf */
800 m_new->m_data = m_new->m_ext.ext_buf = (void *)buf;
801 m_new->m_flags |= M_EXT;
802 m_new->m_ext.ext_size = m_new->m_pkthdr.len =
803 m_new->m_len = LGE_MCLBYTES;
804 m_new->m_ext.ext_free = lge_jfree;
805 m_new->m_ext.ext_ref = lge_jref;
808 m_new->m_len = m_new->m_pkthdr.len = LGE_MCLBYTES;
809 m_new->m_data = m_new->m_ext.ext_buf;
813 * Adjust alignment so packet payload begins on a
814 * longword boundary. Mandatory for Alpha, useful on
817 m_adj(m_new, ETHER_ALIGN);
820 c->lge_fragptr_hi = 0;
821 c->lge_fragptr_lo = vtophys(mtod(m_new, caddr_t));
822 c->lge_fraglen = m_new->m_len;
823 c->lge_ctl = m_new->m_len | LGE_RXCTL_WANTINTR | LGE_FRAGCNT(1);
827 * Put this buffer in the RX command FIFO. To do this,
828 * we just write the physical address of the descriptor
829 * into the RX descriptor address registers. Note that
830 * there are two registers, one high DWORD and one low
831 * DWORD, which lets us specify a 64-bit address if
832 * desired. We only use a 32-bit address for now.
833 * Writing to the low DWORD register is what actually
834 * causes the command to be issued, so we do that
837 CSR_WRITE_4(sc, LGE_RXDESC_ADDR_LO, vtophys(c));
838 LGE_INC(sc->lge_cdata.lge_rx_prod, LGE_RX_LIST_CNT);
843 static int lge_alloc_jumbo_mem(sc)
844 struct lge_softc *sc;
848 struct lge_jpool_entry *entry;
850 /* Grab a big chunk o' storage. */
851 sc->lge_cdata.lge_jumbo_buf = contigmalloc(LGE_JMEM, M_DEVBUF,
852 M_NOWAIT, 0, 0xffffffff, PAGE_SIZE, 0);
854 if (sc->lge_cdata.lge_jumbo_buf == NULL) {
855 printf("lge%d: no memory for jumbo buffers!\n", sc->lge_unit);
859 SLIST_INIT(&sc->lge_jfree_listhead);
860 SLIST_INIT(&sc->lge_jinuse_listhead);
863 * Now divide it up into 9K pieces and save the addresses
866 ptr = sc->lge_cdata.lge_jumbo_buf;
867 for (i = 0; i < LGE_JSLOTS; i++) {
869 aptr = (u_int64_t **)ptr;
870 aptr[0] = (u_int64_t *)sc;
871 ptr += sizeof(u_int64_t);
872 sc->lge_cdata.lge_jslots[i].lge_buf = ptr;
873 sc->lge_cdata.lge_jslots[i].lge_inuse = 0;
875 entry = malloc(sizeof(struct lge_jpool_entry),
878 printf("lge%d: no memory for jumbo "
879 "buffer queue!\n", sc->lge_unit);
883 SLIST_INSERT_HEAD(&sc->lge_jfree_listhead,
884 entry, jpool_entries);
890 static void lge_free_jumbo_mem(sc)
891 struct lge_softc *sc;
894 struct lge_jpool_entry *entry;
896 for (i = 0; i < LGE_JSLOTS; i++) {
897 entry = SLIST_FIRST(&sc->lge_jfree_listhead);
898 SLIST_REMOVE_HEAD(&sc->lge_jfree_listhead, jpool_entries);
899 free(entry, M_DEVBUF);
902 contigfree(sc->lge_cdata.lge_jumbo_buf, LGE_JMEM, M_DEVBUF);
908 * Allocate a jumbo buffer.
910 static void *lge_jalloc(sc)
911 struct lge_softc *sc;
913 struct lge_jpool_entry *entry;
915 entry = SLIST_FIRST(&sc->lge_jfree_listhead);
919 printf("lge%d: no free jumbo buffers\n", sc->lge_unit);
924 SLIST_REMOVE_HEAD(&sc->lge_jfree_listhead, jpool_entries);
925 SLIST_INSERT_HEAD(&sc->lge_jinuse_listhead, entry, jpool_entries);
926 sc->lge_cdata.lge_jslots[entry->slot].lge_inuse = 1;
927 return(sc->lge_cdata.lge_jslots[entry->slot].lge_buf);
931 * Adjust usage count on a jumbo buffer. In general this doesn't
932 * get used much because our jumbo buffers don't get passed around
933 * a lot, but it's implemented for correctness.
935 static void lge_jref(buf, size)
939 struct lge_softc *sc;
943 /* Extract the softc struct pointer. */
944 aptr = (u_int64_t **)(buf - sizeof(u_int64_t));
945 sc = (struct lge_softc *)(aptr[0]);
948 panic("lge_jref: can't find softc pointer!");
950 if (size != LGE_MCLBYTES)
951 panic("lge_jref: adjusting refcount of buf of wrong size!");
953 /* calculate the slot this buffer belongs to */
955 i = ((vm_offset_t)aptr
956 - (vm_offset_t)sc->lge_cdata.lge_jumbo_buf) / LGE_JLEN;
958 if ((i < 0) || (i >= LGE_JSLOTS))
959 panic("lge_jref: asked to reference buffer "
960 "that we don't manage!");
961 else if (sc->lge_cdata.lge_jslots[i].lge_inuse == 0)
962 panic("lge_jref: buffer already free!");
964 sc->lge_cdata.lge_jslots[i].lge_inuse++;
970 * Release a jumbo buffer.
972 static void lge_jfree(buf, size)
976 struct lge_softc *sc;
979 struct lge_jpool_entry *entry;
981 /* Extract the softc struct pointer. */
982 aptr = (u_int64_t **)(buf - sizeof(u_int64_t));
983 sc = (struct lge_softc *)(aptr[0]);
986 panic("lge_jfree: can't find softc pointer!");
988 if (size != LGE_MCLBYTES)
989 panic("lge_jfree: freeing buffer of wrong size!");
991 /* calculate the slot this buffer belongs to */
992 i = ((vm_offset_t)aptr
993 - (vm_offset_t)sc->lge_cdata.lge_jumbo_buf) / LGE_JLEN;
995 if ((i < 0) || (i >= LGE_JSLOTS))
996 panic("lge_jfree: asked to free buffer that we don't manage!");
997 else if (sc->lge_cdata.lge_jslots[i].lge_inuse == 0)
998 panic("lge_jfree: buffer already free!");
1000 sc->lge_cdata.lge_jslots[i].lge_inuse--;
1001 if(sc->lge_cdata.lge_jslots[i].lge_inuse == 0) {
1002 entry = SLIST_FIRST(&sc->lge_jinuse_listhead);
1004 panic("lge_jfree: buffer not in use!");
1006 SLIST_REMOVE_HEAD(&sc->lge_jinuse_listhead,
1008 SLIST_INSERT_HEAD(&sc->lge_jfree_listhead,
1009 entry, jpool_entries);
1017 * A frame has been uploaded: pass the resulting mbuf chain up to
1018 * the higher level protocols.
1020 static void lge_rxeof(sc, cnt)
1021 struct lge_softc *sc;
1024 struct ether_header *eh;
1027 struct lge_rx_desc *cur_rx;
1028 int c, i, total_len = 0;
1029 u_int32_t rxsts, rxctl;
1031 ifp = &sc->arpcom.ac_if;
1033 /* Find out how many frames were processed. */
1035 i = sc->lge_cdata.lge_rx_cons;
1039 struct mbuf *m0 = NULL;
1041 cur_rx = &sc->lge_ldata->lge_rx_list[i];
1042 rxctl = cur_rx->lge_ctl;
1043 rxsts = cur_rx->lge_sts;
1044 m = cur_rx->lge_mbuf;
1045 cur_rx->lge_mbuf = NULL;
1046 total_len = LGE_RXBYTES(cur_rx);
1047 LGE_INC(i, LGE_RX_LIST_CNT);
1051 * If an error occurs, update stats, clear the
1052 * status word and leave the mbuf cluster in place:
1053 * it should simply get re-used next time this descriptor
1054 * comes up in the ring.
1056 if (rxctl & LGE_RXCTL_ERRMASK) {
1058 lge_newbuf(sc, &LGE_RXTAIL(sc), m);
1062 if (lge_newbuf(sc, &LGE_RXTAIL(sc), NULL) == ENOBUFS) {
1063 m0 = m_devget(mtod(m, char *) - ETHER_ALIGN,
1064 total_len + ETHER_ALIGN, 0, ifp, NULL);
1065 lge_newbuf(sc, &LGE_RXTAIL(sc), m);
1067 printf("lge%d: no receive buffers "
1068 "available -- packet dropped!\n",
1073 m_adj(m0, ETHER_ALIGN);
1076 m->m_pkthdr.rcvif = ifp;
1077 m->m_pkthdr.len = m->m_len = total_len;
1081 eh = mtod(m, struct ether_header *);
1083 /* Remove header from mbuf and pass it on. */
1084 m_adj(m, sizeof(struct ether_header));
1086 /* Do IP checksum checking. */
1087 if (rxsts & LGE_RXSTS_ISIP)
1088 m->m_pkthdr.csum_flags |= CSUM_IP_CHECKED;
1089 if (!(rxsts & LGE_RXSTS_IPCSUMERR))
1090 m->m_pkthdr.csum_flags |= CSUM_IP_VALID;
1091 if ((rxsts & LGE_RXSTS_ISTCP &&
1092 !(rxsts & LGE_RXSTS_TCPCSUMERR)) ||
1093 (rxsts & LGE_RXSTS_ISUDP &&
1094 !(rxsts & LGE_RXSTS_UDPCSUMERR))) {
1095 m->m_pkthdr.csum_flags |=
1096 CSUM_DATA_VALID|CSUM_PSEUDO_HDR;
1097 m->m_pkthdr.csum_data = 0xffff;
1100 ether_input(ifp, eh, m);
1103 sc->lge_cdata.lge_rx_cons = i;
1109 struct lge_softc *sc;
1113 ifp = &sc->arpcom.ac_if;
1114 ifp->if_flags &= ~IFF_RUNNING;
1120 * A frame was downloaded to the chip. It's safe for us to clean up
1124 static void lge_txeof(sc)
1125 struct lge_softc *sc;
1127 struct lge_tx_desc *cur_tx = NULL;
1129 u_int32_t idx, txdone;
1131 ifp = &sc->arpcom.ac_if;
1133 /* Clear the timeout timer. */
1137 * Go through our tx list and free mbufs for those
1138 * frames that have been transmitted.
1140 idx = sc->lge_cdata.lge_tx_cons;
1141 txdone = CSR_READ_1(sc, LGE_TXDMADONE_8BIT);
1143 while (idx != sc->lge_cdata.lge_tx_prod && txdone) {
1144 cur_tx = &sc->lge_ldata->lge_tx_list[idx];
1147 if (cur_tx->lge_mbuf != NULL) {
1148 m_freem(cur_tx->lge_mbuf);
1149 cur_tx->lge_mbuf = NULL;
1151 cur_tx->lge_ctl = 0;
1154 LGE_INC(idx, LGE_TX_LIST_CNT);
1158 sc->lge_cdata.lge_tx_cons = idx;
1161 ifp->if_flags &= ~IFF_OACTIVE;
1166 static void lge_tick(xsc)
1169 struct lge_softc *sc;
1170 struct mii_data *mii;
1177 ifp = &sc->arpcom.ac_if;
1179 CSR_WRITE_4(sc, LGE_STATSIDX, LGE_STATS_SINGLE_COLL_PKTS);
1180 ifp->if_collisions += CSR_READ_4(sc, LGE_STATSVAL);
1181 CSR_WRITE_4(sc, LGE_STATSIDX, LGE_STATS_MULTI_COLL_PKTS);
1182 ifp->if_collisions += CSR_READ_4(sc, LGE_STATSVAL);
1184 if (!sc->lge_link) {
1185 mii = device_get_softc(sc->lge_miibus);
1188 if (mii->mii_media_status & IFM_ACTIVE &&
1189 IFM_SUBTYPE(mii->mii_media_active) != IFM_NONE) {
1191 if (IFM_SUBTYPE(mii->mii_media_active) == IFM_1000_SX||
1192 IFM_SUBTYPE(mii->mii_media_active) == IFM_1000_TX)
1193 printf("lge%d: gigabit link up\n",
1195 if (ifp->if_snd.ifq_head != NULL)
1200 sc->lge_stat_ch = timeout(lge_tick, sc, hz);
1207 static void lge_intr(arg)
1210 struct lge_softc *sc;
1215 ifp = &sc->arpcom.ac_if;
1217 /* Supress unwanted interrupts */
1218 if (!(ifp->if_flags & IFF_UP)) {
1225 * Reading the ISR register clears all interrupts, and
1226 * clears the 'interrupts enabled' bit in the IMR
1229 status = CSR_READ_4(sc, LGE_ISR);
1231 if ((status & LGE_INTRS) == 0)
1234 if ((status & (LGE_ISR_TXCMDFIFO_EMPTY|LGE_ISR_TXDMA_DONE)))
1237 if (status & LGE_ISR_RXDMA_DONE)
1238 lge_rxeof(sc, LGE_RX_DMACNT(status));
1240 if (status & LGE_ISR_RXCMDFIFO_EMPTY)
1243 if (status & LGE_ISR_PHY_INTR) {
1245 untimeout(lge_tick, sc, sc->lge_stat_ch);
1250 /* Re-enable interrupts. */
1251 CSR_WRITE_4(sc, LGE_IMR, LGE_IMR_SETRST_CTL0|LGE_IMR_INTR_ENB);
1253 if (ifp->if_snd.ifq_head != NULL)
1260 * Encapsulate an mbuf chain in a descriptor by coupling the mbuf data
1261 * pointers to the fragment pointers.
1263 static int lge_encap(sc, m_head, txidx)
1264 struct lge_softc *sc;
1265 struct mbuf *m_head;
1268 struct lge_frag *f = NULL;
1269 struct lge_tx_desc *cur_tx;
1271 int frag = 0, tot_len = 0;
1274 * Start packing the mbufs in this chain into
1275 * the fragment pointers. Stop when we run out
1276 * of fragments or hit the end of the mbuf chain.
1279 cur_tx = &sc->lge_ldata->lge_tx_list[*txidx];
1282 for (m = m_head; m != NULL; m = m->m_next) {
1283 if (m->m_len != 0) {
1284 tot_len += m->m_len;
1285 f = &cur_tx->lge_frags[frag];
1286 f->lge_fraglen = m->m_len;
1287 f->lge_fragptr_lo = vtophys(mtod(m, vm_offset_t));
1288 f->lge_fragptr_hi = 0;
1296 cur_tx->lge_mbuf = m_head;
1297 cur_tx->lge_ctl = LGE_TXCTL_WANTINTR|LGE_FRAGCNT(frag)|tot_len;
1298 LGE_INC((*txidx), LGE_TX_LIST_CNT);
1300 /* Queue for transmit */
1301 CSR_WRITE_4(sc, LGE_TXDESC_ADDR_LO, vtophys(cur_tx));
1307 * Main transmit routine. To avoid having to do mbuf copies, we put pointers
1308 * to the mbuf data regions directly in the transmit lists. We also save a
1309 * copy of the pointers since the transmit list fragment pointers are
1310 * physical addresses.
1313 static void lge_start(ifp)
1316 struct lge_softc *sc;
1317 struct mbuf *m_head = NULL;
1325 idx = sc->lge_cdata.lge_tx_prod;
1327 if (ifp->if_flags & IFF_OACTIVE)
1330 while(sc->lge_ldata->lge_tx_list[idx].lge_mbuf == NULL) {
1331 if (CSR_READ_1(sc, LGE_TXCMDFREE_8BIT) == 0)
1334 IF_DEQUEUE(&ifp->if_snd, m_head);
1338 if (lge_encap(sc, m_head, &idx)) {
1339 IF_PREPEND(&ifp->if_snd, m_head);
1340 ifp->if_flags |= IFF_OACTIVE;
1345 * If there's a BPF listener, bounce a copy of this frame
1349 bpf_mtap(ifp, m_head);
1352 sc->lge_cdata.lge_tx_prod = idx;
1355 * Set a timeout in case the chip goes out to lunch.
1362 static void lge_init(xsc)
1365 struct lge_softc *sc = xsc;
1366 struct ifnet *ifp = &sc->arpcom.ac_if;
1367 struct mii_data *mii;
1370 if (ifp->if_flags & IFF_RUNNING)
1376 * Cancel pending I/O and free all RX/TX buffers.
1381 mii = device_get_softc(sc->lge_miibus);
1383 /* Set MAC address */
1384 CSR_WRITE_4(sc, LGE_PAR0, *(u_int32_t *)(&sc->arpcom.ac_enaddr[0]));
1385 CSR_WRITE_4(sc, LGE_PAR1, *(u_int32_t *)(&sc->arpcom.ac_enaddr[4]));
1387 /* Init circular RX list. */
1388 if (lge_list_rx_init(sc) == ENOBUFS) {
1389 printf("lge%d: initialization failed: no "
1390 "memory for rx buffers\n", sc->lge_unit);
1397 * Init tx descriptors.
1399 lge_list_tx_init(sc);
1401 /* Set initial value for MODE1 register. */
1402 CSR_WRITE_4(sc, LGE_MODE1, LGE_MODE1_RX_UCAST|
1403 LGE_MODE1_TX_CRC|LGE_MODE1_TXPAD|
1404 LGE_MODE1_RX_FLOWCTL|LGE_MODE1_SETRST_CTL0|
1405 LGE_MODE1_SETRST_CTL1|LGE_MODE1_SETRST_CTL2);
1407 /* If we want promiscuous mode, set the allframes bit. */
1408 if (ifp->if_flags & IFF_PROMISC) {
1409 CSR_WRITE_4(sc, LGE_MODE1,
1410 LGE_MODE1_SETRST_CTL1|LGE_MODE1_RX_PROMISC);
1412 CSR_WRITE_4(sc, LGE_MODE1, LGE_MODE1_RX_PROMISC);
1416 * Set the capture broadcast bit to capture broadcast frames.
1418 if (ifp->if_flags & IFF_BROADCAST) {
1419 CSR_WRITE_4(sc, LGE_MODE1,
1420 LGE_MODE1_SETRST_CTL1|LGE_MODE1_RX_BCAST);
1422 CSR_WRITE_4(sc, LGE_MODE1, LGE_MODE1_RX_BCAST);
1425 /* Packet padding workaround? */
1426 CSR_WRITE_4(sc, LGE_MODE1, LGE_MODE1_SETRST_CTL1|LGE_MODE1_RMVPAD);
1428 /* No error frames */
1429 CSR_WRITE_4(sc, LGE_MODE1, LGE_MODE1_RX_ERRPKTS);
1431 /* Receive large frames */
1432 CSR_WRITE_4(sc, LGE_MODE1, LGE_MODE1_SETRST_CTL1|LGE_MODE1_RX_GIANTS);
1434 /* Workaround: disable RX/TX flow control */
1435 CSR_WRITE_4(sc, LGE_MODE1, LGE_MODE1_TX_FLOWCTL);
1436 CSR_WRITE_4(sc, LGE_MODE1, LGE_MODE1_RX_FLOWCTL);
1438 /* Make sure to strip CRC from received frames */
1439 CSR_WRITE_4(sc, LGE_MODE1, LGE_MODE1_RX_CRC);
1441 /* Turn off magic packet mode */
1442 CSR_WRITE_4(sc, LGE_MODE1, LGE_MODE1_MPACK_ENB);
1444 /* Turn off all VLAN stuff */
1445 CSR_WRITE_4(sc, LGE_MODE1, LGE_MODE1_VLAN_RX|LGE_MODE1_VLAN_TX|
1446 LGE_MODE1_VLAN_STRIP|LGE_MODE1_VLAN_INSERT);
1448 /* Workarond: FIFO overflow */
1449 CSR_WRITE_2(sc, LGE_RXFIFO_HIWAT, 0x3FFF);
1450 CSR_WRITE_4(sc, LGE_IMR, LGE_IMR_SETRST_CTL1|LGE_IMR_RXFIFO_WAT);
1453 * Load the multicast filter.
1458 * Enable hardware checksum validation for all received IPv4
1459 * packets, do not reject packets with bad checksums.
1461 CSR_WRITE_4(sc, LGE_MODE2, LGE_MODE2_RX_IPCSUM|
1462 LGE_MODE2_RX_TCPCSUM|LGE_MODE2_RX_UDPCSUM|
1463 LGE_MODE2_RX_ERRCSUM);
1466 * Enable the delivery of PHY interrupts based on
1467 * link/speed/duplex status chalges.
1469 CSR_WRITE_4(sc, LGE_MODE1, LGE_MODE1_SETRST_CTL0|LGE_MODE1_GMIIPOLL);
1471 /* Enable receiver and transmitter. */
1472 CSR_WRITE_4(sc, LGE_RXDESC_ADDR_HI, 0);
1473 CSR_WRITE_4(sc, LGE_MODE1, LGE_MODE1_SETRST_CTL1|LGE_MODE1_RX_ENB);
1475 CSR_WRITE_4(sc, LGE_TXDESC_ADDR_HI, 0);
1476 CSR_WRITE_4(sc, LGE_MODE1, LGE_MODE1_SETRST_CTL1|LGE_MODE1_TX_ENB);
1479 * Enable interrupts.
1481 CSR_WRITE_4(sc, LGE_IMR, LGE_IMR_SETRST_CTL0|
1482 LGE_IMR_SETRST_CTL1|LGE_IMR_INTR_ENB|LGE_INTRS);
1484 lge_ifmedia_upd(ifp);
1486 ifp->if_flags |= IFF_RUNNING;
1487 ifp->if_flags &= ~IFF_OACTIVE;
1491 sc->lge_stat_ch = timeout(lge_tick, sc, hz);
1497 * Set media options.
1499 static int lge_ifmedia_upd(ifp)
1502 struct lge_softc *sc;
1503 struct mii_data *mii;
1507 mii = device_get_softc(sc->lge_miibus);
1509 if (mii->mii_instance) {
1510 struct mii_softc *miisc;
1511 for (miisc = LIST_FIRST(&mii->mii_phys); miisc != NULL;
1512 miisc = LIST_NEXT(miisc, mii_list))
1513 mii_phy_reset(miisc);
1521 * Report current media status.
1523 static void lge_ifmedia_sts(ifp, ifmr)
1525 struct ifmediareq *ifmr;
1527 struct lge_softc *sc;
1528 struct mii_data *mii;
1532 mii = device_get_softc(sc->lge_miibus);
1534 ifmr->ifm_active = mii->mii_media_active;
1535 ifmr->ifm_status = mii->mii_media_status;
1540 static int lge_ioctl(ifp, command, data)
1545 struct lge_softc *sc = ifp->if_softc;
1546 struct ifreq *ifr = (struct ifreq *) data;
1547 struct mii_data *mii;
1555 error = ether_ioctl(ifp, command, data);
1558 if (ifr->ifr_mtu > LGE_JUMBO_MTU)
1561 ifp->if_mtu = ifr->ifr_mtu;
1564 if (ifp->if_flags & IFF_UP) {
1565 if (ifp->if_flags & IFF_RUNNING &&
1566 ifp->if_flags & IFF_PROMISC &&
1567 !(sc->lge_if_flags & IFF_PROMISC)) {
1568 CSR_WRITE_4(sc, LGE_MODE1,
1569 LGE_MODE1_SETRST_CTL1|
1570 LGE_MODE1_RX_PROMISC);
1571 } else if (ifp->if_flags & IFF_RUNNING &&
1572 !(ifp->if_flags & IFF_PROMISC) &&
1573 sc->lge_if_flags & IFF_PROMISC) {
1574 CSR_WRITE_4(sc, LGE_MODE1,
1575 LGE_MODE1_RX_PROMISC);
1577 ifp->if_flags &= ~IFF_RUNNING;
1581 if (ifp->if_flags & IFF_RUNNING)
1584 sc->lge_if_flags = ifp->if_flags;
1594 mii = device_get_softc(sc->lge_miibus);
1595 error = ifmedia_ioctl(ifp, ifr, &mii->mii_media, command);
1607 static void lge_watchdog(ifp)
1610 struct lge_softc *sc;
1615 printf("lge%d: watchdog timeout\n", sc->lge_unit);
1619 ifp->if_flags &= ~IFF_RUNNING;
1622 if (ifp->if_snd.ifq_head != NULL)
1629 * Stop the adapter and free any mbufs allocated to the
1632 static void lge_stop(sc)
1633 struct lge_softc *sc;
1638 ifp = &sc->arpcom.ac_if;
1640 untimeout(lge_tick, sc, sc->lge_stat_ch);
1641 CSR_WRITE_4(sc, LGE_IMR, LGE_IMR_INTR_ENB);
1643 /* Disable receiver and transmitter. */
1644 CSR_WRITE_4(sc, LGE_MODE1, LGE_MODE1_RX_ENB|LGE_MODE1_TX_ENB);
1648 * Free data in the RX lists.
1650 for (i = 0; i < LGE_RX_LIST_CNT; i++) {
1651 if (sc->lge_ldata->lge_rx_list[i].lge_mbuf != NULL) {
1652 m_freem(sc->lge_ldata->lge_rx_list[i].lge_mbuf);
1653 sc->lge_ldata->lge_rx_list[i].lge_mbuf = NULL;
1656 bzero((char *)&sc->lge_ldata->lge_rx_list,
1657 sizeof(sc->lge_ldata->lge_rx_list));
1660 * Free the TX list buffers.
1662 for (i = 0; i < LGE_TX_LIST_CNT; i++) {
1663 if (sc->lge_ldata->lge_tx_list[i].lge_mbuf != NULL) {
1664 m_freem(sc->lge_ldata->lge_tx_list[i].lge_mbuf);
1665 sc->lge_ldata->lge_tx_list[i].lge_mbuf = NULL;
1669 bzero((char *)&sc->lge_ldata->lge_tx_list,
1670 sizeof(sc->lge_ldata->lge_tx_list));
1672 ifp->if_flags &= ~(IFF_RUNNING | IFF_OACTIVE);
1678 * Stop all chip I/O so that the kernel's probe routines don't
1679 * get confused by errant DMAs when rebooting.
1681 static void lge_shutdown(dev)
1684 struct lge_softc *sc;
1686 sc = device_get_softc(dev);