2 * Copyright (c) 1995 HD Associates, Inc.
7 * Pepperell, MA 01463-0276
10 * Redistribution and use in source and binary forms, with or without
11 * modification, are permitted provided that the following conditions
13 * 1. Redistributions of source code must retain the above copyright
14 * notice, this list of conditions and the following disclaimer.
15 * 2. Redistributions in binary form must reproduce the above copyright
16 * notice, this list of conditions and the following disclaimer in the
17 * documentation and/or other materials provided with the distribution.
18 * 3. All advertising materials mentioning features or use of this software
19 * must display the following acknowledgement:
20 * This product includes software developed by HD Associates, Inc.
21 * 4. The name of HD Associates, Inc.
22 * may not be used to endorse or promote products derived from this software
23 * without specific prior written permission.
25 * THIS SOFTWARE IS PROVIDED BY HD ASSOCIATES ``AS IS'' AND
26 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
27 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
28 * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
29 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
30 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
31 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
32 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
33 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
34 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
41 * $FreeBSD: src/sys/i386/isa/labpc.c,v 1.35 1999/09/25 18:24:08 phk Exp $
42 * $DragonFly: src/sys/dev/misc/labpc/labpc.c,v 1.7 2004/05/13 23:49:16 dillon Exp $
46 #include "use_labpc.h"
47 #include "opt_debug_outb.h"
48 #include <sys/param.h>
50 #include <sys/systm.h>
52 #include <sys/kernel.h>
53 #include <sys/malloc.h>
55 #define b_actf b_act.tqe_next
56 #include <sys/dataacq.h>
60 #include <machine/clock.h>
63 #include <bus/isa/i386/isa_device.h>
70 #define LABPC_MIN_TMO (hz)
73 #ifndef LABPC_DEFAULT_HERZ
74 #define LABPC_DEFAULT_HERZ 500
80 * S: SCAN bit for scan enable.
81 * I: INTERVAL for interval support
82 * D: 1: Digital I/O, 0: Analog I/O
85 * input: channel must be 0 to 7.
86 * output: channel must be 0 to 2
89 * 2: Alternate channel 0 then 1
92 * input: Channel must be 0 to 2.
93 * output: Channel must be 0 to 2.
99 #define UNIT(dev) (((minor(dev) & 0xB0) >> 6) & 0x3)
101 #define SCAN(dev) ((minor(dev) & 0x20) >> 5)
102 #define INTERVAL(dev) ((minor(dev) & 0x10) >> 4)
103 #define DIGITAL(dev) ((minor(dev) & 0x08) >> 3)
108 #define CHAN(dev) (minor(dev) & 0x7)
110 /* History: Derived from "dt2811.c" March 1995
116 #define DROPPED_INPUT 0x100
120 #define BUSY 0x00000001
126 struct buf start_queue; /* Start queue */
127 struct buf *last; /* End of start queue */
130 long tmo; /* Timeout in Herz */
131 long min_tmo; /* Timeout in Herz */
136 dev_t dev; /* Copy of device */
138 void (*starter)(struct ctlr *ctlr, long count);
139 void (*stop)(struct ctlr *ctlr);
140 void (*intr)(struct ctlr *ctlr);
142 /* Digital I/O support. Copy of Data Control Register for 8255:
144 u_char dcr_val, dcr_is;
147 * Handle for canceling our timeout.
149 struct callout_handle ch;
151 /* Device configuration structure:
156 /* loutb is a slow outb for debugging. The overrun test may fail
157 * with this for some slower processors.
159 static __inline void loutb(int port, u_char val)
165 #define loutb(port, val) outb(port, val)
168 static struct ctlr **labpcs; /* XXX: Should be dynamic */
170 /* CR_EXPR: A macro that sets the shadow register in addition to
171 * sending out the data.
173 #define CR_EXPR(LABPC, CR, EXPR) do { \
174 (LABPC)->cr_image[CR - 1] EXPR ; \
175 loutb(((LABPC)->base + ( (CR == 4) ? (0x0F) : (CR - 1))), ((LABPC)->cr_image[(CR - 1)])); \
178 #define CR_CLR(LABPC, CR) CR_EXPR(LABPC, CR, &=0)
179 #define CR_REFRESH(LABPC, CR) CR_EXPR(LABPC, CR, &=0xff)
180 #define CR_SET(LABPC, CR, EXPR) CR_EXPR(LABPC, CR, = EXPR)
182 /* Configuration and Status Register Group.
184 #define CR1(LABPC) ((LABPC)->base + 0x00) /* Page 4-5 */
186 #define GAINMASK 0x70
187 #define GAIN(LABPC, SEL) do { \
188 (LABPC)->cr_image[1 - 1] &= ~GAINMASK; \
189 (LABPC)->cr_image[1 - 1] |= (SEL << 4); \
190 loutb((LABPC)->base + (1 - 1), (LABPC)->cr_image[(1 - 1)]); \
195 #define MA(LABPC, SEL) do { \
196 (LABPC)->cr_image[1 - 1] &= ~MAMASK; \
197 (LABPC)->cr_image[1 - 1] |= SEL; \
198 loutb((LABPC)->base + (1 - 1), (LABPC)->cr_image[(1 - 1)]); \
201 #define STATUS(LABPC) ((LABPC)->base + 0x00) /* Page 4-7 */
202 #define LABPCPLUS 0x80
203 #define EXTGATA0 0x40
207 #define OVERFLOW 0x04
211 #define CR2(LABPC) ((LABPC)->base + 0x01) /* Page 4-9 */
220 #define SWTRIGGERRED(LABPC) ((LABPC->cr_image[1]) & SWTRIG)
222 #define CR3(LABPC) ((LABPC)->base + 0x02) /* Page 4-11 */
223 #define FIFOINTEN 0x20
224 #define ERRINTEN 0x10
225 #define CNTINTEN 0x08
227 #define DIOINTEN 0x02
230 #define ALLINTEN 0x3E
231 #define FIFOINTENABLED(LABPC) ((LABPC->cr_image[2]) & FIFOINTEN)
233 #define CR4(LABPC) ((LABPC)->base + 0x0F) /* Page 4-13 */
240 /* Analog Input Register Group
242 #define ADFIFO(LABPC) ((LABPC)->base + 0x0A) /* Page 4-16 */
243 #define ADCLEAR(LABPC) ((LABPC)->base + 0x08) /* Page 4-18 */
244 #define ADSTART(LABPC) ((LABPC)->base + 0x03) /* Page 4-19 */
245 #define DMATCICLR(LABPC) ((LABPC)->base + 0x0A) /* Page 4-20 */
247 /* Analog Output Register Group
249 #define DAC0L(LABPC) ((LABPC)->base + 0x04) /* Page 4-22 */
250 #define DAC0H(LABPC) ((LABPC)->base + 0x05) /* Page 4-22 */
251 #define DAC1L(LABPC) ((LABPC)->base + 0x06) /* Page 4-22 */
252 #define DAC1H(LABPC) ((LABPC)->base + 0x07) /* Page 4-22 */
256 #define A0DATA(LABPC) ((LABPC)->base + 0x14)
257 #define A1DATA(LABPC) ((LABPC)->base + 0x15)
258 #define A2DATA(LABPC) ((LABPC)->base + 0x16)
259 #define AMODE(LABPC) ((LABPC)->base + 0x17)
261 #define TICR(LABPC) ((LABPC)->base + 0x0c)
263 #define B0DATA(LABPC) ((LABPC)->base + 0x18)
264 #define B1DATA(LABPC) ((LABPC)->base + 0x19)
265 #define B2DATA(LABPC) ((LABPC)->base + 0x1A)
266 #define BMODE(LABPC) ((LABPC)->base + 0x1B)
271 #define PORTX(LABPC, X) ((LABPC)->base + 0x10 + X)
273 #define PORTA(LABPC) PORTX(LABPC, 0)
274 #define PORTB(LABPC) PORTX(LABPC, 1)
275 #define PORTC(LABPC) PORTX(LABPC, 2)
277 #define DCR(LABPC) ((LABPC)->base + 0x13)
279 static int labpcattach(struct isa_device *dev);
280 static int labpcprobe(struct isa_device *dev);
281 struct isa_driver labpcdriver =
282 { labpcprobe, labpcattach, "labpc", 0 };
284 static d_open_t labpcopen;
285 static d_close_t labpcclose;
286 static d_ioctl_t labpcioctl;
287 static d_strategy_t labpcstrategy;
289 #define CDEV_MAJOR 66
290 static struct cdevsw labpc_cdevsw = {
292 /* maj */ CDEV_MAJOR,
297 /* open */ labpcopen,
298 /* close */ labpcclose,
300 /* write */ physwrite,
301 /* ioctl */ labpcioctl,
304 /* strategy */ labpcstrategy,
309 static ointhand2_t labpcintr;
310 static void start(struct ctlr *ctlr);
313 bp_done(struct buf *bp, int err)
317 if (err || bp->b_resid)
319 bp->b_flags |= B_ERROR;
325 static void tmo_stop(void *p);
328 done_and_start_next(struct ctlr *ctlr, struct buf *bp, int err)
330 bp->b_resid = ctlr->data_end - ctlr->data;
334 ctlr->start_queue.b_actf = bp->b_actf;
337 untimeout(tmo_stop, ctlr, ctlr->ch);
343 ad_clear(struct ctlr *ctlr)
346 loutb(ADCLEAR(ctlr), 0);
347 for (i = 0; i < 10000 && (inb(STATUS(ctlr)) & GATA0); i++)
349 (void)inb(ADFIFO(ctlr));
350 (void)inb(ADFIFO(ctlr));
353 /* reset: Reset the board following the sequence on page 5-1
356 reset(struct ctlr *ctlr)
360 CR_CLR(ctlr, 3); /* Turn off interrupts first */
367 loutb(AMODE(ctlr), 0x34);
368 loutb(A0DATA(ctlr),0x0A);
369 loutb(A0DATA(ctlr),0x00);
371 loutb(DMATCICLR(ctlr), 0x00);
372 loutb(TICR(ctlr), 0x00);
376 loutb(DAC0L(ctlr), 0);
377 loutb(DAC0H(ctlr), 0);
378 loutb(DAC1L(ctlr), 0);
379 loutb(DAC1H(ctlr), 0);
384 /* overrun: slam the start convert register and OVERRUN should get set:
387 overrun(struct ctlr *ctlr)
391 u_char status = inb(STATUS(ctlr));
392 for (i = 0; ((status & OVERRUN) == 0) && i < 100; i++)
394 loutb(ADSTART(ctlr), 1);
395 status = inb(STATUS(ctlr));
404 if (NLABPC > MAX_UNITS)
407 labpcs = malloc(NLABPC * sizeof(struct ctlr *), M_DEVBUF,
410 * XXX this is really odd code, adding the device only if
411 * the allocation fails? it could be broken.
416 cdevsw_add(&labpc_cdevsw);
421 labpcprobe(struct isa_device *dev)
424 struct ctlr scratch, *ctlr, *l;
429 if (labpcinit() == 0)
431 printf("labpcprobe: init failed\n");
438 printf("Too many LAB-PCs. Reconfigure O/S.\n");
441 ctlr = &scratch; /* Need somebody with the right base for the macros */
442 ctlr->base = dev->id_iobase;
444 /* XXX: There really isn't a perfect way to probe this board.
445 * Here is my best attempt:
449 /* After reset none of these bits should be set:
451 status = inb(STATUS(ctlr));
452 if (status & (GATA0 | OVERFLOW | DAVAIL | OVERRUN))
455 /* Now try to overrun the board FIFO and get the overrun bit set:
457 status = overrun(ctlr);
459 if ((status & OVERRUN) == 0) /* No overrun bit set? */
462 /* Assume we have a board.
466 l = malloc(sizeof(struct ctlr), M_DEVBUF, M_WAITOK | M_ZERO);
467 l->base = ctlr->base;
470 dev->id_unit = l->unit;
476 /* attach: Set things in a normal state.
479 labpcattach(struct isa_device *dev)
481 struct ctlr *ctlr = labpcs[dev->id_unit];
483 dev->id_ointr = labpcintr;
484 callout_handle_init(&ctlr->ch);
485 ctlr->sample_us = (1000000.0 / (double)LABPC_DEFAULT_HERZ) + .50;
488 ctlr->min_tmo = LABPC_MIN_TMO;
490 ctlr->dcr_val = 0x80;
492 loutb(DCR(ctlr), ctlr->dcr_val);
494 make_dev(&labpc_cdevsw, 0, 0, 0, 0600, "labpc%d", dev->id_unit);
500 static void null_intr (struct ctlr *ctlr) { }
501 static void null_start(struct ctlr *ctlr, long count) { }
502 static void null_stop (struct ctlr *ctlr) { }
505 trigger(struct ctlr *ctlr)
507 CR_EXPR(ctlr, 2, |= SWTRIG);
511 ad_start(struct ctlr *ctlr, long count)
513 if (!SWTRIGGERRED(ctlr)) {
514 int chan = CHAN(ctlr->dev);
515 CR_EXPR(ctlr, 1, &= ~SCANEN);
516 CR_EXPR(ctlr, 2, &= ~TBSEL);
519 GAIN(ctlr, ctlr->gains[chan]);
522 CR_EXPR(ctlr, 1, |= SCANEN);
524 loutb(AMODE(ctlr), 0x34);
525 loutb(A0DATA(ctlr), (u_char)((ctlr->sample_us & 0xff)));
526 loutb(A0DATA(ctlr), (u_char)((ctlr->sample_us >> 8)&0xff));
527 loutb(AMODE(ctlr), 0x70);
533 ctlr->tmo = ((count + 16) * (long)ctlr->sample_us * hz) / 1000000 +
538 ad_interval_start(struct ctlr *ctlr, long count)
540 int chan = CHAN(ctlr->dev);
541 int n_frames = count / (chan + 1);
543 if (!SWTRIGGERRED(ctlr)) {
544 CR_EXPR(ctlr, 1, &= ~SCANEN);
545 CR_EXPR(ctlr, 2, &= ~TBSEL);
548 GAIN(ctlr, ctlr->gains[chan]);
550 /* XXX: Is it really possible that you clear INTSCAN as
551 * the documentation says? That seems pretty unlikely.
553 CR_EXPR(ctlr, 4, &= ~INTSCAN); /* XXX: Is this possible? */
555 /* Program the sample interval counter to run as fast as
558 loutb(AMODE(ctlr), 0x34);
559 loutb(A0DATA(ctlr), (u_char)(0x02));
560 loutb(A0DATA(ctlr), (u_char)(0x00));
561 loutb(AMODE(ctlr), 0x70);
563 /* Program the interval scanning counter to run at the sample
566 loutb(BMODE(ctlr), 0x74);
567 loutb(B1DATA(ctlr), (u_char)((ctlr->sample_us & 0xff)));
568 loutb(B1DATA(ctlr), (u_char)((ctlr->sample_us >> 8)&0xff));
569 CR_EXPR(ctlr, 1, |= SCANEN);
575 /* Each frame time takes two microseconds per channel times
576 * the number of channels being sampled plus the sample period.
578 ctlr->tmo = ((n_frames + 16) *
579 ((long)ctlr->sample_us + (chan + 1 ) * 2 ) * hz) / 1000000 +
584 all_stop(struct ctlr *ctlr)
592 struct ctlr *ctlr = (struct ctlr *)p;
599 printf("labpc?: Null ctlr struct?\n");
604 printf("labpc%d: timeout", ctlr->unit);
608 bp = ctlr->start_queue.b_actf;
611 printf(", Null bp.\n");
618 done_and_start_next(ctlr, bp, ETIMEDOUT);
623 static void ad_intr(struct ctlr *ctlr)
627 if (ctlr->cr_image[2] == 0)
629 if (ctlr->cleared_intr)
631 ctlr->cleared_intr = 0;
635 printf("ad_intr (should not happen) interrupt with interrupts off\n");
636 printf("status %x, cr3 %x\n", inb(STATUS(ctlr)), ctlr->cr_image[2]);
640 while ( (status = (inb(STATUS(ctlr)) & (DAVAIL|OVERRUN|OVERFLOW)) ) )
642 if ((status & (OVERRUN|OVERFLOW)))
644 struct buf *bp = ctlr->start_queue.b_actf;
646 printf("ad_intr: error: bp %p, data %p, status %x",
647 (void *)bp, (void *)ctlr->data, status);
649 if (status & OVERRUN)
650 printf(" Conversion overrun (multiple A-D trigger)");
652 if (status & OVERFLOW)
653 printf(" FIFO overflow");
659 done_and_start_next(ctlr, bp, EIO);
664 printf("ad_intr: (should not happen) error between records\n");
665 ctlr->err = status; /* Set overrun condition */
669 else /* FIFO interrupt */
671 struct buf *bp = ctlr->start_queue.b_actf;
675 *ctlr->data++ = inb(ADFIFO(ctlr));
676 if (ctlr->data == ctlr->data_end) /* Normal completion */
678 done_and_start_next(ctlr, bp, 0);
682 else /* Interrupt with no where to put the data. */
684 printf("ad_intr: (should not happen) dropped input.\n");
685 (void)inb(ADFIFO(ctlr));
687 printf("bp %p, status %x, cr3 %x\n",
688 (void *)bp, status, ctlr->cr_image[2]);
690 ctlr->err = DROPPED_INPUT;
697 static void labpcintr(int unit)
699 struct ctlr *ctlr = labpcs[unit];
703 /* lockout_multiple_opens: Return whether or not we can open again, or
704 * if the new mode is inconsistent with an already opened mode.
705 * We only permit multiple opens for digital I/O now.
709 lockout_multiple_open(dev_t current, dev_t next)
711 return ! (DIGITAL(current) && DIGITAL(next));
715 labpcopen(dev_t dev, int flags, int fmt, struct thread *td)
717 u_short unit = UNIT(dev);
721 if (unit >= MAX_UNITS)
729 /* Don't allow another open if we have to change modes.
732 if ( (ctlr->flags & BUSY) == 0)
741 ctlr->intr = null_intr;
742 ctlr->starter = null_start;
743 ctlr->stop = null_stop;
745 else if (lockout_multiple_open(ctlr->dev, dev))
752 labpcclose(dev_t dev, int flags, int fmt, struct thread *td)
754 struct ctlr *ctlr = labpcs[UNIT(dev)];
758 ctlr->flags &= ~BUSY;
764 * Start: Start a frame going in or out.
767 start(struct ctlr *ctlr)
771 if ((bp = ctlr->start_queue.b_actf) == 0)
773 /* We must turn off FIFO interrupts when there is no
774 * place to put the data. We have to get back to
775 * reading before the FIFO overflows.
777 CR_EXPR(ctlr, 3, &= ~(FIFOINTEN|ERRINTEN));
778 ctlr->cleared_intr = 1;
779 ctlr->start_queue.b_bcount = 0;
783 ctlr->data = (u_char *)bp->b_data;
784 ctlr->data_end = ctlr->data + bp->b_bcount;
788 printf("labpc start: (should not happen) error between records.\n");
789 done_and_start_next(ctlr, bp, EIO);
795 printf("labpc start: (should not happen) NULL data pointer.\n");
796 done_and_start_next(ctlr, bp, EIO);
801 (*ctlr->starter)(ctlr, bp->b_bcount);
803 if (!FIFOINTENABLED(ctlr)) /* We can store the data again */
805 CR_EXPR(ctlr, 3, |= (FIFOINTEN|ERRINTEN));
807 /* Don't wait for the interrupts to fill things up.
812 ctlr->ch = timeout(tmo_stop, ctlr, ctlr->tmo);
816 ad_strategy(struct buf *bp, struct ctlr *ctlr)
823 if (ctlr->start_queue.b_bcount)
825 ctlr->last->b_actf = bp;
830 ctlr->start_queue.b_bcount = 1;
831 ctlr->start_queue.b_actf = bp;
838 /* da_strategy: Send data to the D-A. The CHAN field should be
841 * 2: Alternate port 0 then port 1
845 * 1. There is no state for CHAN field 2:
846 * the first sample in each buffer goes to channel 0.
848 * 2. No interrupt support yet.
851 da_strategy(struct buf *bp, struct ctlr *ctlr)
858 switch(CHAN(bp->b_dev))
868 case 2: /* Device 2 handles both ports interleaved. */
869 if (bp->b_bcount <= 2)
875 len = bp->b_bcount / 2;
876 data = (u_char *)bp->b_data;
878 for (i = 0; i < len; i++)
880 loutb(DAC0H(ctlr), *data++);
881 loutb(DAC0L(ctlr), *data++);
882 loutb(DAC1H(ctlr), *data++);
883 loutb(DAC1L(ctlr), *data++);
886 bp->b_resid = bp->b_bcount & 3;
895 /* Port 0 or 1 falls through to here.
897 if (bp->b_bcount & 1) /* Odd transfers are illegal */
901 data = (u_char *)bp->b_data;
903 for (i = 0; i < len; i++)
905 loutb(port + 1, *data++);
906 loutb(port, *data++);
914 /* Input masks for MODE 0 of the ports treating PC as a single
915 * 8 bit port. Set these bits to set the port to input.
917 /* A B lowc highc combined */
918 static u_char set_input[] = { 0x10, 0x02, 0x01, 0x08, 0x09 };
920 static void flush_dcr(struct ctlr *ctlr)
922 if (ctlr->dcr_is != ctlr->dcr_val)
924 loutb(DCR(ctlr), ctlr->dcr_val);
925 ctlr->dcr_is = ctlr->dcr_val;
929 /* do: Digital output
932 digital_out_strategy(struct buf *bp, struct ctlr *ctlr)
938 int chan = CHAN(bp->b_dev);
940 ctlr->dcr_val &= ~set_input[chan]; /* Digital out: Clear bit */
943 port = PORTX(ctlr, chan);
946 data = (u_char *)bp->b_data;
948 for (i = 0; i < len; i++)
950 loutb(port, *data++);
958 /* digital_in_strategy: Digital input
961 digital_in_strategy(struct buf *bp, struct ctlr *ctlr)
967 int chan = CHAN(bp->b_dev);
969 ctlr->dcr_val |= set_input[chan]; /* Digital in: Set bit */
971 port = PORTX(ctlr, chan);
974 data = (u_char *)bp->b_data;
976 for (i = 0; i < len; i++)
988 labpcstrategy(struct buf *bp)
990 struct ctlr *ctlr = labpcs[UNIT(bp->b_dev)];
992 if (DIGITAL(bp->b_dev)) {
993 if (bp->b_flags & B_READ) {
994 ctlr->starter = null_start;
995 ctlr->stop = all_stop;
996 ctlr->intr = null_intr;
997 digital_in_strategy(bp, ctlr);
1001 ctlr->starter = null_start;
1002 ctlr->stop = all_stop;
1003 ctlr->intr = null_intr;
1004 digital_out_strategy(bp, ctlr);
1008 if (bp->b_flags & B_READ) {
1010 ctlr->starter = INTERVAL(ctlr->dev) ? ad_interval_start : ad_start;
1011 ctlr->stop = all_stop;
1012 ctlr->intr = ad_intr;
1013 ad_strategy(bp, ctlr);
1017 ctlr->starter = null_start;
1018 ctlr->stop = all_stop;
1019 ctlr->intr = null_intr;
1020 da_strategy(bp, ctlr);
1026 labpcioctl(dev_t dev, u_long cmd, caddr_t arg, int mode, struct thread *td)
1028 struct ctlr *ctlr = labpcs[UNIT(dev)];
1032 case AD_MICRO_PERIOD_SET:
1034 /* XXX I'm only supporting what I have to, which is
1035 * no slow periods. You can't get any slower than 15 Hz
1036 * with the current setup. To go slower you'll need to
1037 * support TCINTEN in CR3.
1040 long sample_us = *(long *)arg;
1042 if (sample_us > 65535)
1045 ctlr->sample_us = sample_us;
1049 case AD_MICRO_PERIOD_GET:
1050 *(long *)arg = ctlr->sample_us;
1061 case AD_SUPPORTED_GAINS:
1063 static double gains[] = {1., 1.25, 2., 5., 10., 20., 50., 100.};
1064 copyout(gains, *(caddr_t *)arg, sizeof(gains));
1071 copyin(*(caddr_t *)arg, ctlr->gains, sizeof(ctlr->gains));
1077 copyout(ctlr->gains, *(caddr_t *)arg, sizeof(ctlr->gains));