2 * Copyright 2009 Advanced Micro Devices, Inc.
3 * Copyright 2009 Red Hat Inc.
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
9 * and/or sell copies of the Software, and to permit persons to whom the
10 * Software is furnished to do so, subject to the following conditions:
12 * The above copyright notice and this permission notice shall be included in
13 * all copies or substantial portions of the Software.
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
19 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
20 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
21 * OTHER DEALINGS IN THE SOFTWARE.
23 * Authors: Dave Airlie
30 #define R7XX_MAX_SH_GPRS 256
31 #define R7XX_MAX_TEMP_GPRS 16
32 #define R7XX_MAX_SH_THREADS 256
33 #define R7XX_MAX_SH_STACK_ENTRIES 4096
34 #define R7XX_MAX_BACKENDS 8
35 #define R7XX_MAX_BACKENDS_MASK 0xff
36 #define R7XX_MAX_SIMDS 16
37 #define R7XX_MAX_SIMDS_MASK 0xffff
38 #define R7XX_MAX_PIPES 8
39 #define R7XX_MAX_PIPES_MASK 0xff
41 /* discrete uvd clocks */
42 #define CG_UPLL_FUNC_CNTL 0x718
43 # define UPLL_RESET_MASK 0x00000001
44 # define UPLL_SLEEP_MASK 0x00000002
45 # define UPLL_BYPASS_EN_MASK 0x00000004
46 # define UPLL_CTLREQ_MASK 0x00000008
47 # define UPLL_REF_DIV(x) ((x) << 16)
48 # define UPLL_REF_DIV_MASK 0x003F0000
49 # define UPLL_CTLACK_MASK 0x40000000
50 # define UPLL_CTLACK2_MASK 0x80000000
51 #define CG_UPLL_FUNC_CNTL_2 0x71c
52 # define UPLL_SW_HILEN(x) ((x) << 0)
53 # define UPLL_SW_LOLEN(x) ((x) << 4)
54 # define UPLL_SW_HILEN2(x) ((x) << 8)
55 # define UPLL_SW_LOLEN2(x) ((x) << 12)
56 # define UPLL_SW_MASK 0x0000FFFF
57 # define VCLK_SRC_SEL(x) ((x) << 20)
58 # define VCLK_SRC_SEL_MASK 0x01F00000
59 # define DCLK_SRC_SEL(x) ((x) << 25)
60 # define DCLK_SRC_SEL_MASK 0x3E000000
61 #define CG_UPLL_FUNC_CNTL_3 0x720
62 # define UPLL_FB_DIV(x) ((x) << 0)
63 # define UPLL_FB_DIV_MASK 0x01FFFFFF
66 #define SMC_SRAM_ADDR 0x200
67 #define SMC_SRAM_AUTO_INC_DIS (1 << 16)
68 #define SMC_SRAM_DATA 0x204
70 #define SMC_RST_N (1 << 0)
71 #define SMC_STOP_MODE (1 << 2)
72 #define SMC_CLK_EN (1 << 11)
74 #define HOST_SMC_MSG(x) ((x) << 0)
75 #define HOST_SMC_MSG_MASK (0xff << 0)
76 #define HOST_SMC_MSG_SHIFT 0
77 #define HOST_SMC_RESP(x) ((x) << 8)
78 #define HOST_SMC_RESP_MASK (0xff << 8)
79 #define HOST_SMC_RESP_SHIFT 8
80 #define SMC_HOST_MSG(x) ((x) << 16)
81 #define SMC_HOST_MSG_MASK (0xff << 16)
82 #define SMC_HOST_MSG_SHIFT 16
83 #define SMC_HOST_RESP(x) ((x) << 24)
84 #define SMC_HOST_RESP_MASK (0xff << 24)
85 #define SMC_HOST_RESP_SHIFT 24
87 #define SMC_ISR_FFD8_FFDB 0x218
89 #define CG_SPLL_FUNC_CNTL 0x600
90 #define SPLL_RESET (1 << 0)
91 #define SPLL_SLEEP (1 << 1)
92 #define SPLL_DIVEN (1 << 2)
93 #define SPLL_BYPASS_EN (1 << 3)
94 #define SPLL_REF_DIV(x) ((x) << 4)
95 #define SPLL_REF_DIV_MASK (0x3f << 4)
96 #define SPLL_HILEN(x) ((x) << 12)
97 #define SPLL_HILEN_MASK (0xf << 12)
98 #define SPLL_LOLEN(x) ((x) << 16)
99 #define SPLL_LOLEN_MASK (0xf << 16)
100 #define CG_SPLL_FUNC_CNTL_2 0x604
101 #define SCLK_MUX_SEL(x) ((x) << 0)
102 #define SCLK_MUX_SEL_MASK (0x1ff << 0)
103 #define SCLK_MUX_UPDATE (1 << 26)
104 #define CG_SPLL_FUNC_CNTL_3 0x608
105 #define SPLL_FB_DIV(x) ((x) << 0)
106 #define SPLL_FB_DIV_MASK (0x3ffffff << 0)
107 #define SPLL_DITHEN (1 << 28)
108 #define CG_SPLL_STATUS 0x60c
109 #define SPLL_CHG_STATUS (1 << 1)
111 #define SPLL_CNTL_MODE 0x610
112 #define SPLL_DIV_SYNC (1 << 5)
114 #define MPLL_CNTL_MODE 0x61c
115 # define MPLL_MCLK_SEL (1 << 11)
116 # define RV730_MPLL_MCLK_SEL (1 << 25)
118 #define MPLL_AD_FUNC_CNTL 0x624
119 #define CLKF(x) ((x) << 0)
120 #define CLKF_MASK (0x7f << 0)
121 #define CLKR(x) ((x) << 7)
122 #define CLKR_MASK (0x1f << 7)
123 #define CLKFRAC(x) ((x) << 12)
124 #define CLKFRAC_MASK (0x1f << 12)
125 #define YCLK_POST_DIV(x) ((x) << 17)
126 #define YCLK_POST_DIV_MASK (3 << 17)
127 #define IBIAS(x) ((x) << 20)
128 #define IBIAS_MASK (0x3ff << 20)
129 #define RESET (1 << 30)
130 #define PDNB (1 << 31)
131 #define MPLL_AD_FUNC_CNTL_2 0x628
132 #define BYPASS (1 << 19)
133 #define BIAS_GEN_PDNB (1 << 24)
134 #define RESET_EN (1 << 25)
135 #define VCO_MODE (1 << 29)
136 #define MPLL_DQ_FUNC_CNTL 0x62c
137 #define MPLL_DQ_FUNC_CNTL_2 0x630
139 #define GENERAL_PWRMGT 0x63c
140 # define GLOBAL_PWRMGT_EN (1 << 0)
141 # define STATIC_PM_EN (1 << 1)
142 # define THERMAL_PROTECTION_DIS (1 << 2)
143 # define THERMAL_PROTECTION_TYPE (1 << 3)
144 # define ENABLE_GEN2PCIE (1 << 4)
145 # define ENABLE_GEN2XSP (1 << 5)
146 # define SW_SMIO_INDEX(x) ((x) << 6)
147 # define SW_SMIO_INDEX_MASK (3 << 6)
148 # define SW_SMIO_INDEX_SHIFT 6
149 # define LOW_VOLT_D2_ACPI (1 << 8)
150 # define LOW_VOLT_D3_ACPI (1 << 9)
151 # define VOLT_PWRMGT_EN (1 << 10)
152 # define BACKBIAS_PAD_EN (1 << 18)
153 # define BACKBIAS_VALUE (1 << 19)
154 # define DYN_SPREAD_SPECTRUM_EN (1 << 23)
155 # define AC_DC_SW (1 << 24)
158 #define SCLK_PWRMGT_CNTL 0x644
159 # define SCLK_PWRMGT_OFF (1 << 0)
160 # define SCLK_LOW_D1 (1 << 1)
161 # define FIR_RESET (1 << 4)
162 # define FIR_FORCE_TREND_SEL (1 << 5)
163 # define FIR_TREND_MODE (1 << 6)
164 # define DYN_GFX_CLK_OFF_EN (1 << 7)
165 # define GFX_CLK_FORCE_ON (1 << 8)
166 # define GFX_CLK_REQUEST_OFF (1 << 9)
167 # define GFX_CLK_FORCE_OFF (1 << 10)
168 # define GFX_CLK_OFF_ACPI_D1 (1 << 11)
169 # define GFX_CLK_OFF_ACPI_D2 (1 << 12)
170 # define GFX_CLK_OFF_ACPI_D3 (1 << 13)
171 #define MCLK_PWRMGT_CNTL 0x648
172 # define DLL_SPEED(x) ((x) << 0)
173 # define DLL_SPEED_MASK (0x1f << 0)
174 # define MPLL_PWRMGT_OFF (1 << 5)
175 # define DLL_READY (1 << 6)
176 # define MC_INT_CNTL (1 << 7)
177 # define MRDCKA0_SLEEP (1 << 8)
178 # define MRDCKA1_SLEEP (1 << 9)
179 # define MRDCKB0_SLEEP (1 << 10)
180 # define MRDCKB1_SLEEP (1 << 11)
181 # define MRDCKC0_SLEEP (1 << 12)
182 # define MRDCKC1_SLEEP (1 << 13)
183 # define MRDCKD0_SLEEP (1 << 14)
184 # define MRDCKD1_SLEEP (1 << 15)
185 # define MRDCKA0_RESET (1 << 16)
186 # define MRDCKA1_RESET (1 << 17)
187 # define MRDCKB0_RESET (1 << 18)
188 # define MRDCKB1_RESET (1 << 19)
189 # define MRDCKC0_RESET (1 << 20)
190 # define MRDCKC1_RESET (1 << 21)
191 # define MRDCKD0_RESET (1 << 22)
192 # define MRDCKD1_RESET (1 << 23)
193 # define DLL_READY_READ (1 << 24)
194 # define USE_DISPLAY_GAP (1 << 25)
195 # define USE_DISPLAY_URGENT_NORMAL (1 << 26)
196 # define MPLL_TURNOFF_D2 (1 << 28)
197 #define DLL_CNTL 0x64c
198 # define MRDCKA0_BYPASS (1 << 24)
199 # define MRDCKA1_BYPASS (1 << 25)
200 # define MRDCKB0_BYPASS (1 << 26)
201 # define MRDCKB1_BYPASS (1 << 27)
202 # define MRDCKC0_BYPASS (1 << 28)
203 # define MRDCKC1_BYPASS (1 << 29)
204 # define MRDCKD0_BYPASS (1 << 30)
205 # define MRDCKD1_BYPASS (1 << 31)
207 #define MPLL_TIME 0x654
208 # define MPLL_LOCK_TIME(x) ((x) << 0)
209 # define MPLL_LOCK_TIME_MASK (0xffff << 0)
210 # define MPLL_RESET_TIME(x) ((x) << 16)
211 # define MPLL_RESET_TIME_MASK (0xffff << 16)
213 #define CG_CLKPIN_CNTL 0x660
214 # define MUX_TCLK_TO_XCLK (1 << 8)
215 # define XTALIN_DIVIDE (1 << 9)
217 #define TARGET_AND_CURRENT_PROFILE_INDEX 0x66c
218 # define CURRENT_PROFILE_INDEX_MASK (0xf << 4)
219 # define CURRENT_PROFILE_INDEX_SHIFT 4
221 #define S0_VID_LOWER_SMIO_CNTL 0x678
222 #define S1_VID_LOWER_SMIO_CNTL 0x67c
223 #define S2_VID_LOWER_SMIO_CNTL 0x680
224 #define S3_VID_LOWER_SMIO_CNTL 0x684
227 #define CG_FFCT_0 0x694
228 # define UTC_0(x) ((x) << 0)
229 # define UTC_0_MASK (0x3ff << 0)
230 # define DTC_0(x) ((x) << 10)
231 # define DTC_0_MASK (0x3ff << 10)
234 # define BSP(x) ((x) << 0)
235 # define BSP_MASK (0xffff << 0)
236 # define BSU(x) ((x) << 16)
237 # define BSU_MASK (0xf << 16)
239 # define CG_R(x) ((x) << 0)
240 # define CG_R_MASK (0xffff << 0)
241 # define CG_L(x) ((x) << 16)
242 # define CG_L_MASK (0xffff << 16)
244 # define CG_GICST(x) ((x) << 0)
245 # define CG_GICST_MASK (0xffff << 0)
246 # define CG_GIPOT(x) ((x) << 16)
247 # define CG_GIPOT_MASK (0xffff << 16)
250 # define SST(x) ((x) << 0)
251 # define SST_MASK (0xffff << 0)
252 # define SSTU(x) ((x) << 16)
253 # define SSTU_MASK (0xf << 16)
255 #define CG_DISPLAY_GAP_CNTL 0x714
256 # define DISP1_GAP(x) ((x) << 0)
257 # define DISP1_GAP_MASK (3 << 0)
258 # define DISP2_GAP(x) ((x) << 2)
259 # define DISP2_GAP_MASK (3 << 2)
260 # define VBI_TIMER_COUNT(x) ((x) << 4)
261 # define VBI_TIMER_COUNT_MASK (0x3fff << 4)
262 # define VBI_TIMER_UNIT(x) ((x) << 20)
263 # define VBI_TIMER_UNIT_MASK (7 << 20)
264 # define DISP1_GAP_MCHG(x) ((x) << 24)
265 # define DISP1_GAP_MCHG_MASK (3 << 24)
266 # define DISP2_GAP_MCHG(x) ((x) << 26)
267 # define DISP2_GAP_MCHG_MASK (3 << 26)
269 #define CG_SPLL_SPREAD_SPECTRUM 0x790
270 #define SSEN (1 << 0)
271 #define CLKS(x) ((x) << 4)
272 #define CLKS_MASK (0xfff << 4)
273 #define CG_SPLL_SPREAD_SPECTRUM_2 0x794
274 #define CLKV(x) ((x) << 0)
275 #define CLKV_MASK (0x3ffffff << 0)
276 #define CG_MPLL_SPREAD_SPECTRUM 0x798
277 #define CG_UPLL_SPREAD_SPECTRUM 0x79c
278 # define SSEN_MASK 0x00000001
280 #define CG_CGTT_LOCAL_0 0x7d0
281 #define CG_CGTT_LOCAL_1 0x7d4
283 #define BIOS_SCRATCH_4 0x1734
285 #define MC_SEQ_MISC0 0x2a00
286 #define MC_SEQ_MISC0_GDDR5_SHIFT 28
287 #define MC_SEQ_MISC0_GDDR5_MASK 0xf0000000
288 #define MC_SEQ_MISC0_GDDR5_VALUE 5
290 #define MC_ARB_SQM_RATIO 0x2770
291 #define STATE0(x) ((x) << 0)
292 #define STATE0_MASK (0xff << 0)
293 #define STATE1(x) ((x) << 8)
294 #define STATE1_MASK (0xff << 8)
295 #define STATE2(x) ((x) << 16)
296 #define STATE2_MASK (0xff << 16)
297 #define STATE3(x) ((x) << 24)
298 #define STATE3_MASK (0xff << 24)
300 #define MC_ARB_RFSH_RATE 0x27b0
301 #define POWERMODE0(x) ((x) << 0)
302 #define POWERMODE0_MASK (0xff << 0)
303 #define POWERMODE1(x) ((x) << 8)
304 #define POWERMODE1_MASK (0xff << 8)
305 #define POWERMODE2(x) ((x) << 16)
306 #define POWERMODE2_MASK (0xff << 16)
307 #define POWERMODE3(x) ((x) << 24)
308 #define POWERMODE3_MASK (0xff << 24)
310 #define CGTS_SM_CTRL_REG 0x9150
313 #define CB_COLOR0_BASE 0x28040
314 #define CB_COLOR1_BASE 0x28044
315 #define CB_COLOR2_BASE 0x28048
316 #define CB_COLOR3_BASE 0x2804C
317 #define CB_COLOR4_BASE 0x28050
318 #define CB_COLOR5_BASE 0x28054
319 #define CB_COLOR6_BASE 0x28058
320 #define CB_COLOR7_BASE 0x2805C
321 #define CB_COLOR7_FRAG 0x280FC
323 #define CC_GC_SHADER_PIPE_CONFIG 0x8950
324 #define CC_RB_BACKEND_DISABLE 0x98F4
325 #define BACKEND_DISABLE(x) ((x) << 16)
326 #define CC_SYS_RB_BACKEND_DISABLE 0x3F88
328 #define CGTS_SYS_TCC_DISABLE 0x3F90
329 #define CGTS_TCC_DISABLE 0x9148
330 #define CGTS_USER_SYS_TCC_DISABLE 0x3F94
331 #define CGTS_USER_TCC_DISABLE 0x914C
333 #define CONFIG_MEMSIZE 0x5428
335 #define CP_ME_CNTL 0x86D8
336 #define CP_ME_HALT (1 << 28)
337 #define CP_PFP_HALT (1 << 26)
338 #define CP_ME_RAM_DATA 0xC160
339 #define CP_ME_RAM_RADDR 0xC158
340 #define CP_ME_RAM_WADDR 0xC15C
341 #define CP_MEQ_THRESHOLDS 0x8764
342 #define STQ_SPLIT(x) ((x) << 0)
343 #define CP_PERFMON_CNTL 0x87FC
344 #define CP_PFP_UCODE_ADDR 0xC150
345 #define CP_PFP_UCODE_DATA 0xC154
346 #define CP_QUEUE_THRESHOLDS 0x8760
347 #define ROQ_IB1_START(x) ((x) << 0)
348 #define ROQ_IB2_START(x) ((x) << 8)
349 #define CP_RB_CNTL 0xC104
350 #define RB_BUFSZ(x) ((x) << 0)
351 #define RB_BLKSZ(x) ((x) << 8)
352 #define RB_NO_UPDATE (1 << 27)
353 #define RB_RPTR_WR_ENA (1 << 31)
354 #define BUF_SWAP_32BIT (2 << 16)
355 #define CP_RB_RPTR 0x8700
356 #define CP_RB_RPTR_ADDR 0xC10C
357 #define CP_RB_RPTR_ADDR_HI 0xC110
358 #define CP_RB_RPTR_WR 0xC108
359 #define CP_RB_WPTR 0xC114
360 #define CP_RB_WPTR_ADDR 0xC118
361 #define CP_RB_WPTR_ADDR_HI 0xC11C
362 #define CP_RB_WPTR_DELAY 0x8704
363 #define CP_SEM_WAIT_TIMER 0x85BC
365 #define DB_DEBUG3 0x98B0
366 #define DB_CLK_OFF_DELAY(x) ((x) << 11)
367 #define DB_DEBUG4 0x9B8C
368 #define DISABLE_TILE_COVERED_FOR_PS_ITER (1 << 6)
370 #define DCP_TILING_CONFIG 0x6CA0
371 #define PIPE_TILING(x) ((x) << 1)
372 #define BANK_TILING(x) ((x) << 4)
373 #define GROUP_SIZE(x) ((x) << 6)
374 #define ROW_TILING(x) ((x) << 8)
375 #define BANK_SWAPS(x) ((x) << 11)
376 #define SAMPLE_SPLIT(x) ((x) << 14)
377 #define BACKEND_MAP(x) ((x) << 16)
379 #define GB_TILING_CONFIG 0x98F0
380 #define PIPE_TILING__SHIFT 1
381 #define PIPE_TILING__MASK 0x0000000e
383 #define DMA_TILING_CONFIG 0x3ec8
384 #define DMA_TILING_CONFIG2 0xd0b8
387 #define UVD_UDEC_TILING_CONFIG 0xef40
388 #define UVD_UDEC_DB_TILING_CONFIG 0xef44
389 #define UVD_UDEC_DBW_TILING_CONFIG 0xef48
391 #define GC_USER_SHADER_PIPE_CONFIG 0x8954
392 #define INACTIVE_QD_PIPES(x) ((x) << 8)
393 #define INACTIVE_QD_PIPES_MASK 0x0000FF00
394 #define INACTIVE_QD_PIPES_SHIFT 8
395 #define INACTIVE_SIMDS(x) ((x) << 16)
396 #define INACTIVE_SIMDS_MASK 0x00FF0000
398 #define GRBM_CNTL 0x8000
399 #define GRBM_READ_TIMEOUT(x) ((x) << 0)
400 #define GRBM_SOFT_RESET 0x8020
401 #define SOFT_RESET_CP (1<<0)
402 #define GRBM_STATUS 0x8010
403 #define CMDFIFO_AVAIL_MASK 0x0000000F
404 #define GUI_ACTIVE (1<<31)
405 #define GRBM_STATUS2 0x8014
407 #define CG_THERMAL_CTRL 0x72C
408 #define DPM_EVENT_SRC(x) ((x) << 0)
409 #define DPM_EVENT_SRC_MASK (7 << 0)
410 #define DIG_THERM_DPM(x) ((x) << 14)
411 #define DIG_THERM_DPM_MASK 0x003FC000
412 #define DIG_THERM_DPM_SHIFT 14
414 #define CG_THERMAL_INT 0x734
415 #define DIG_THERM_INTH(x) ((x) << 8)
416 #define DIG_THERM_INTH_MASK 0x0000FF00
417 #define DIG_THERM_INTH_SHIFT 8
418 #define DIG_THERM_INTL(x) ((x) << 16)
419 #define DIG_THERM_INTL_MASK 0x00FF0000
420 #define DIG_THERM_INTL_SHIFT 16
421 #define THERM_INT_MASK_HIGH (1 << 24)
422 #define THERM_INT_MASK_LOW (1 << 25)
424 #define CG_MULT_THERMAL_STATUS 0x740
425 #define ASIC_T(x) ((x) << 16)
426 #define ASIC_T_MASK 0x3FF0000
427 #define ASIC_T_SHIFT 16
429 #define HDP_HOST_PATH_CNTL 0x2C00
430 #define HDP_NONSURFACE_BASE 0x2C04
431 #define HDP_NONSURFACE_INFO 0x2C08
432 #define HDP_NONSURFACE_SIZE 0x2C0C
433 #define HDP_REG_COHERENCY_FLUSH_CNTL 0x54A0
434 #define HDP_TILING_CONFIG 0x2F3C
435 #define HDP_DEBUG1 0x2F34
437 #define MC_SHARED_CHMAP 0x2004
438 #define NOOFCHAN_SHIFT 12
439 #define NOOFCHAN_MASK 0x00003000
440 #define MC_SHARED_CHREMAP 0x2008
442 #define MC_ARB_RAMCFG 0x2760
443 #define NOOFBANK_SHIFT 0
444 #define NOOFBANK_MASK 0x00000003
445 #define NOOFRANK_SHIFT 2
446 #define NOOFRANK_MASK 0x00000004
447 #define NOOFROWS_SHIFT 3
448 #define NOOFROWS_MASK 0x00000038
449 #define NOOFCOLS_SHIFT 6
450 #define NOOFCOLS_MASK 0x000000C0
451 #define CHANSIZE_SHIFT 8
452 #define CHANSIZE_MASK 0x00000100
453 #define BURSTLENGTH_SHIFT 9
454 #define BURSTLENGTH_MASK 0x00000200
455 #define CHANSIZE_OVERRIDE (1 << 11)
456 #define MC_VM_AGP_TOP 0x2028
457 #define MC_VM_AGP_BOT 0x202C
458 #define MC_VM_AGP_BASE 0x2030
459 #define MC_VM_FB_LOCATION 0x2024
460 #define MC_VM_MB_L1_TLB0_CNTL 0x2234
461 #define MC_VM_MB_L1_TLB1_CNTL 0x2238
462 #define MC_VM_MB_L1_TLB2_CNTL 0x223C
463 #define MC_VM_MB_L1_TLB3_CNTL 0x2240
464 #define ENABLE_L1_TLB (1 << 0)
465 #define ENABLE_L1_FRAGMENT_PROCESSING (1 << 1)
466 #define SYSTEM_ACCESS_MODE_PA_ONLY (0 << 3)
467 #define SYSTEM_ACCESS_MODE_USE_SYS_MAP (1 << 3)
468 #define SYSTEM_ACCESS_MODE_IN_SYS (2 << 3)
469 #define SYSTEM_ACCESS_MODE_NOT_IN_SYS (3 << 3)
470 #define SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU (0 << 5)
471 #define EFFECTIVE_L1_TLB_SIZE(x) ((x)<<15)
472 #define EFFECTIVE_L1_QUEUE_SIZE(x) ((x)<<18)
473 #define MC_VM_MD_L1_TLB0_CNTL 0x2654
474 #define MC_VM_MD_L1_TLB1_CNTL 0x2658
475 #define MC_VM_MD_L1_TLB2_CNTL 0x265C
476 #define MC_VM_MD_L1_TLB3_CNTL 0x2698
477 #define MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR 0x203C
478 #define MC_VM_SYSTEM_APERTURE_HIGH_ADDR 0x2038
479 #define MC_VM_SYSTEM_APERTURE_LOW_ADDR 0x2034
481 #define PA_CL_ENHANCE 0x8A14
482 #define CLIP_VTX_REORDER_ENA (1 << 0)
483 #define NUM_CLIP_SEQ(x) ((x) << 1)
484 #define PA_SC_AA_CONFIG 0x28C04
485 #define PA_SC_CLIPRECT_RULE 0x2820C
486 #define PA_SC_EDGERULE 0x28230
487 #define PA_SC_FIFO_SIZE 0x8BCC
488 #define SC_PRIM_FIFO_SIZE(x) ((x) << 0)
489 #define SC_HIZ_TILE_FIFO_SIZE(x) ((x) << 12)
490 #define PA_SC_FORCE_EOV_MAX_CNTS 0x8B24
491 #define FORCE_EOV_MAX_CLK_CNT(x) ((x)<<0)
492 #define FORCE_EOV_MAX_REZ_CNT(x) ((x)<<16)
493 #define PA_SC_LINE_STIPPLE 0x28A0C
494 #define PA_SC_LINE_STIPPLE_STATE 0x8B10
495 #define PA_SC_MODE_CNTL 0x28A4C
496 #define PA_SC_MULTI_CHIP_CNTL 0x8B20
497 #define SC_EARLYZ_TILE_FIFO_SIZE(x) ((x) << 20)
499 #define SCRATCH_REG0 0x8500
500 #define SCRATCH_REG1 0x8504
501 #define SCRATCH_REG2 0x8508
502 #define SCRATCH_REG3 0x850C
503 #define SCRATCH_REG4 0x8510
504 #define SCRATCH_REG5 0x8514
505 #define SCRATCH_REG6 0x8518
506 #define SCRATCH_REG7 0x851C
507 #define SCRATCH_UMSK 0x8540
508 #define SCRATCH_ADDR 0x8544
510 #define SMX_SAR_CTL0 0xA008
511 #define SMX_DC_CTL0 0xA020
512 #define USE_HASH_FUNCTION (1 << 0)
513 #define CACHE_DEPTH(x) ((x) << 1)
514 #define FLUSH_ALL_ON_EVENT (1 << 10)
515 #define STALL_ON_EVENT (1 << 11)
516 #define SMX_EVENT_CTL 0xA02C
517 #define ES_FLUSH_CTL(x) ((x) << 0)
518 #define GS_FLUSH_CTL(x) ((x) << 3)
519 #define ACK_FLUSH_CTL(x) ((x) << 6)
520 #define SYNC_FLUSH_CTL (1 << 8)
522 #define SPI_CONFIG_CNTL 0x9100
523 #define GPR_WRITE_PRIORITY(x) ((x) << 0)
524 #define DISABLE_INTERP_1 (1 << 5)
525 #define SPI_CONFIG_CNTL_1 0x913C
526 #define VTX_DONE_DELAY(x) ((x) << 0)
527 #define INTERP_ONE_PRIM_PER_ROW (1 << 4)
528 #define SPI_INPUT_Z 0x286D8
529 #define SPI_PS_IN_CONTROL_0 0x286CC
530 #define NUM_INTERP(x) ((x)<<0)
531 #define POSITION_ENA (1<<8)
532 #define POSITION_CENTROID (1<<9)
533 #define POSITION_ADDR(x) ((x)<<10)
534 #define PARAM_GEN(x) ((x)<<15)
535 #define PARAM_GEN_ADDR(x) ((x)<<19)
536 #define BARYC_SAMPLE_CNTL(x) ((x)<<26)
537 #define PERSP_GRADIENT_ENA (1<<28)
538 #define LINEAR_GRADIENT_ENA (1<<29)
539 #define POSITION_SAMPLE (1<<30)
540 #define BARYC_AT_SAMPLE_ENA (1<<31)
542 #define SQ_CONFIG 0x8C00
543 #define VC_ENABLE (1 << 0)
544 #define EXPORT_SRC_C (1 << 1)
545 #define DX9_CONSTS (1 << 2)
546 #define ALU_INST_PREFER_VECTOR (1 << 3)
547 #define DX10_CLAMP (1 << 4)
548 #define CLAUSE_SEQ_PRIO(x) ((x) << 8)
549 #define PS_PRIO(x) ((x) << 24)
550 #define VS_PRIO(x) ((x) << 26)
551 #define GS_PRIO(x) ((x) << 28)
552 #define SQ_DYN_GPR_SIZE_SIMD_AB_0 0x8DB0
553 #define SIMDA_RING0(x) ((x)<<0)
554 #define SIMDA_RING1(x) ((x)<<8)
555 #define SIMDB_RING0(x) ((x)<<16)
556 #define SIMDB_RING1(x) ((x)<<24)
557 #define SQ_DYN_GPR_SIZE_SIMD_AB_1 0x8DB4
558 #define SQ_DYN_GPR_SIZE_SIMD_AB_2 0x8DB8
559 #define SQ_DYN_GPR_SIZE_SIMD_AB_3 0x8DBC
560 #define SQ_DYN_GPR_SIZE_SIMD_AB_4 0x8DC0
561 #define SQ_DYN_GPR_SIZE_SIMD_AB_5 0x8DC4
562 #define SQ_DYN_GPR_SIZE_SIMD_AB_6 0x8DC8
563 #define SQ_DYN_GPR_SIZE_SIMD_AB_7 0x8DCC
564 #define ES_PRIO(x) ((x) << 30)
565 #define SQ_GPR_RESOURCE_MGMT_1 0x8C04
566 #define NUM_PS_GPRS(x) ((x) << 0)
567 #define NUM_VS_GPRS(x) ((x) << 16)
568 #define DYN_GPR_ENABLE (1 << 27)
569 #define NUM_CLAUSE_TEMP_GPRS(x) ((x) << 28)
570 #define SQ_GPR_RESOURCE_MGMT_2 0x8C08
571 #define NUM_GS_GPRS(x) ((x) << 0)
572 #define NUM_ES_GPRS(x) ((x) << 16)
573 #define SQ_MS_FIFO_SIZES 0x8CF0
574 #define CACHE_FIFO_SIZE(x) ((x) << 0)
575 #define FETCH_FIFO_HIWATER(x) ((x) << 8)
576 #define DONE_FIFO_HIWATER(x) ((x) << 16)
577 #define ALU_UPDATE_FIFO_HIWATER(x) ((x) << 24)
578 #define SQ_STACK_RESOURCE_MGMT_1 0x8C10
579 #define NUM_PS_STACK_ENTRIES(x) ((x) << 0)
580 #define NUM_VS_STACK_ENTRIES(x) ((x) << 16)
581 #define SQ_STACK_RESOURCE_MGMT_2 0x8C14
582 #define NUM_GS_STACK_ENTRIES(x) ((x) << 0)
583 #define NUM_ES_STACK_ENTRIES(x) ((x) << 16)
584 #define SQ_THREAD_RESOURCE_MGMT 0x8C0C
585 #define NUM_PS_THREADS(x) ((x) << 0)
586 #define NUM_VS_THREADS(x) ((x) << 8)
587 #define NUM_GS_THREADS(x) ((x) << 16)
588 #define NUM_ES_THREADS(x) ((x) << 24)
590 #define SX_DEBUG_1 0x9058
591 #define ENABLE_NEW_SMX_ADDRESS (1 << 16)
592 #define SX_EXPORT_BUFFER_SIZES 0x900C
593 #define COLOR_BUFFER_SIZE(x) ((x) << 0)
594 #define POSITION_BUFFER_SIZE(x) ((x) << 8)
595 #define SMX_BUFFER_SIZE(x) ((x) << 16)
596 #define SX_MISC 0x28350
598 #define TA_CNTL_AUX 0x9508
599 #define DISABLE_CUBE_WRAP (1 << 0)
600 #define DISABLE_CUBE_ANISO (1 << 1)
601 #define SYNC_GRADIENT (1 << 24)
602 #define SYNC_WALKER (1 << 25)
603 #define SYNC_ALIGNER (1 << 26)
604 #define BILINEAR_PRECISION_6_BIT (0 << 31)
605 #define BILINEAR_PRECISION_8_BIT (1 << 31)
607 #define TCP_CNTL 0x9610
608 #define TCP_CHAN_STEER 0x9614
610 #define VC_ENHANCE 0x9714
612 #define VGT_CACHE_INVALIDATION 0x88C4
613 #define CACHE_INVALIDATION(x) ((x)<<0)
617 #define AUTO_INVLD_EN(x) ((x) << 6)
621 #define ES_AND_GS_AUTO 3
622 #define VGT_ES_PER_GS 0x88CC
623 #define VGT_GS_PER_ES 0x88C8
624 #define VGT_GS_PER_VS 0x88E8
625 #define VGT_GS_VERTEX_REUSE 0x88D4
626 #define VGT_NUM_INSTANCES 0x8974
627 #define VGT_OUT_DEALLOC_CNTL 0x28C5C
628 #define DEALLOC_DIST_MASK 0x0000007F
629 #define VGT_STRMOUT_EN 0x28AB0
630 #define VGT_VERTEX_REUSE_BLOCK_CNTL 0x28C58
631 #define VTX_REUSE_DEPTH_MASK 0x000000FF
633 #define VM_CONTEXT0_CNTL 0x1410
634 #define ENABLE_CONTEXT (1 << 0)
635 #define PAGE_TABLE_DEPTH(x) (((x) & 3) << 1)
636 #define RANGE_PROTECTION_FAULT_ENABLE_DEFAULT (1 << 4)
637 #define VM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x153C
638 #define VM_CONTEXT0_PAGE_TABLE_END_ADDR 0x157C
639 #define VM_CONTEXT0_PAGE_TABLE_START_ADDR 0x155C
640 #define VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR 0x1518
641 #define VM_L2_CNTL 0x1400
642 #define ENABLE_L2_CACHE (1 << 0)
643 #define ENABLE_L2_FRAGMENT_PROCESSING (1 << 1)
644 #define ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE (1 << 9)
645 #define EFFECTIVE_L2_QUEUE_SIZE(x) (((x) & 7) << 14)
646 #define VM_L2_CNTL2 0x1404
647 #define INVALIDATE_ALL_L1_TLBS (1 << 0)
648 #define INVALIDATE_L2_CACHE (1 << 1)
649 #define VM_L2_CNTL3 0x1408
650 #define BANK_SELECT(x) ((x) << 0)
651 #define CACHE_UPDATE_MODE(x) ((x) << 6)
652 #define VM_L2_STATUS 0x140C
653 #define L2_BUSY (1 << 0)
655 #define WAIT_UNTIL 0x8040
658 #define DMA_RB_RPTR 0xd008
659 #define DMA_RB_WPTR 0xd00c
661 /* async DMA packets */
662 #define DMA_PACKET(cmd, t, s, n) ((((cmd) & 0xF) << 28) | \
663 (((t) & 0x1) << 23) | \
664 (((s) & 0x1) << 22) | \
665 (((n) & 0xFFFF) << 0))
666 /* async DMA Packet types */
667 #define DMA_PACKET_WRITE 0x2
668 #define DMA_PACKET_COPY 0x3
669 #define DMA_PACKET_INDIRECT_BUFFER 0x4
670 #define DMA_PACKET_SEMAPHORE 0x5
671 #define DMA_PACKET_FENCE 0x6
672 #define DMA_PACKET_TRAP 0x7
673 #define DMA_PACKET_CONSTANT_FILL 0xd
674 #define DMA_PACKET_NOP 0xf
677 #define SRBM_STATUS 0x0E50
680 #define HDMI_CONTROL 0x7400
681 # define HDMI_KEEPOUT_MODE (1 << 0)
682 # define HDMI_PACKET_GEN_VERSION (1 << 4) /* 0 = r6xx compat */
683 # define HDMI_ERROR_ACK (1 << 8)
684 # define HDMI_ERROR_MASK (1 << 9)
685 #define HDMI_STATUS 0x7404
686 # define HDMI_ACTIVE_AVMUTE (1 << 0)
687 # define HDMI_AUDIO_PACKET_ERROR (1 << 16)
688 # define HDMI_VBI_PACKET_ERROR (1 << 20)
689 #define HDMI_AUDIO_PACKET_CONTROL 0x7408
690 # define HDMI_AUDIO_DELAY_EN(x) (((x) & 3) << 4)
691 # define HDMI_AUDIO_PACKETS_PER_LINE(x) (((x) & 0x1f) << 16)
692 #define HDMI_ACR_PACKET_CONTROL 0x740c
693 # define HDMI_ACR_SEND (1 << 0)
694 # define HDMI_ACR_CONT (1 << 1)
695 # define HDMI_ACR_SELECT(x) (((x) & 3) << 4)
696 # define HDMI_ACR_HW 0
697 # define HDMI_ACR_32 1
698 # define HDMI_ACR_44 2
699 # define HDMI_ACR_48 3
700 # define HDMI_ACR_SOURCE (1 << 8) /* 0 - hw; 1 - cts value */
701 # define HDMI_ACR_AUTO_SEND (1 << 12)
702 #define HDMI_VBI_PACKET_CONTROL 0x7410
703 # define HDMI_NULL_SEND (1 << 0)
704 # define HDMI_GC_SEND (1 << 4)
705 # define HDMI_GC_CONT (1 << 5) /* 0 - once; 1 - every frame */
706 #define HDMI_INFOFRAME_CONTROL0 0x7414
707 # define HDMI_AVI_INFO_SEND (1 << 0)
708 # define HDMI_AVI_INFO_CONT (1 << 1)
709 # define HDMI_AUDIO_INFO_SEND (1 << 4)
710 # define HDMI_AUDIO_INFO_CONT (1 << 5)
711 # define HDMI_MPEG_INFO_SEND (1 << 8)
712 # define HDMI_MPEG_INFO_CONT (1 << 9)
713 #define HDMI_INFOFRAME_CONTROL1 0x7418
714 # define HDMI_AVI_INFO_LINE(x) (((x) & 0x3f) << 0)
715 # define HDMI_AUDIO_INFO_LINE(x) (((x) & 0x3f) << 8)
716 # define HDMI_MPEG_INFO_LINE(x) (((x) & 0x3f) << 16)
717 #define HDMI_GENERIC_PACKET_CONTROL 0x741c
718 # define HDMI_GENERIC0_SEND (1 << 0)
719 # define HDMI_GENERIC0_CONT (1 << 1)
720 # define HDMI_GENERIC1_SEND (1 << 4)
721 # define HDMI_GENERIC1_CONT (1 << 5)
722 # define HDMI_GENERIC0_LINE(x) (((x) & 0x3f) << 16)
723 # define HDMI_GENERIC1_LINE(x) (((x) & 0x3f) << 24)
724 #define HDMI_GC 0x7428
725 # define HDMI_GC_AVMUTE (1 << 0)
726 #define AFMT_AUDIO_PACKET_CONTROL2 0x742c
727 # define AFMT_AUDIO_LAYOUT_OVRD (1 << 0)
728 # define AFMT_AUDIO_LAYOUT_SELECT (1 << 1)
729 # define AFMT_60958_CS_SOURCE (1 << 4)
730 # define AFMT_AUDIO_CHANNEL_ENABLE(x) (((x) & 0xff) << 8)
731 # define AFMT_DP_AUDIO_STREAM_ID(x) (((x) & 0xff) << 16)
732 #define AFMT_AVI_INFO0 0x7454
733 # define AFMT_AVI_INFO_CHECKSUM(x) (((x) & 0xff) << 0)
734 # define AFMT_AVI_INFO_S(x) (((x) & 3) << 8)
735 # define AFMT_AVI_INFO_B(x) (((x) & 3) << 10)
736 # define AFMT_AVI_INFO_A(x) (((x) & 1) << 12)
737 # define AFMT_AVI_INFO_Y(x) (((x) & 3) << 13)
738 # define AFMT_AVI_INFO_Y_RGB 0
739 # define AFMT_AVI_INFO_Y_YCBCR422 1
740 # define AFMT_AVI_INFO_Y_YCBCR444 2
741 # define AFMT_AVI_INFO_Y_A_B_S(x) (((x) & 0xff) << 8)
742 # define AFMT_AVI_INFO_R(x) (((x) & 0xf) << 16)
743 # define AFMT_AVI_INFO_M(x) (((x) & 0x3) << 20)
744 # define AFMT_AVI_INFO_C(x) (((x) & 0x3) << 22)
745 # define AFMT_AVI_INFO_C_M_R(x) (((x) & 0xff) << 16)
746 # define AFMT_AVI_INFO_SC(x) (((x) & 0x3) << 24)
747 # define AFMT_AVI_INFO_Q(x) (((x) & 0x3) << 26)
748 # define AFMT_AVI_INFO_EC(x) (((x) & 0x3) << 28)
749 # define AFMT_AVI_INFO_ITC(x) (((x) & 0x1) << 31)
750 # define AFMT_AVI_INFO_ITC_EC_Q_SC(x) (((x) & 0xff) << 24)
751 #define AFMT_AVI_INFO1 0x7458
752 # define AFMT_AVI_INFO_VIC(x) (((x) & 0x7f) << 0) /* don't use avi infoframe v1 */
753 # define AFMT_AVI_INFO_PR(x) (((x) & 0xf) << 8) /* don't use avi infoframe v1 */
754 # define AFMT_AVI_INFO_TOP(x) (((x) & 0xffff) << 16)
755 #define AFMT_AVI_INFO2 0x745c
756 # define AFMT_AVI_INFO_BOTTOM(x) (((x) & 0xffff) << 0)
757 # define AFMT_AVI_INFO_LEFT(x) (((x) & 0xffff) << 16)
758 #define AFMT_AVI_INFO3 0x7460
759 # define AFMT_AVI_INFO_RIGHT(x) (((x) & 0xffff) << 0)
760 # define AFMT_AVI_INFO_VERSION(x) (((x) & 3) << 24)
761 #define AFMT_MPEG_INFO0 0x7464
762 # define AFMT_MPEG_INFO_CHECKSUM(x) (((x) & 0xff) << 0)
763 # define AFMT_MPEG_INFO_MB0(x) (((x) & 0xff) << 8)
764 # define AFMT_MPEG_INFO_MB1(x) (((x) & 0xff) << 16)
765 # define AFMT_MPEG_INFO_MB2(x) (((x) & 0xff) << 24)
766 #define AFMT_MPEG_INFO1 0x7468
767 # define AFMT_MPEG_INFO_MB3(x) (((x) & 0xff) << 0)
768 # define AFMT_MPEG_INFO_MF(x) (((x) & 3) << 8)
769 # define AFMT_MPEG_INFO_FR(x) (((x) & 1) << 12)
770 #define AFMT_GENERIC0_HDR 0x746c
771 #define AFMT_GENERIC0_0 0x7470
772 #define AFMT_GENERIC0_1 0x7474
773 #define AFMT_GENERIC0_2 0x7478
774 #define AFMT_GENERIC0_3 0x747c
775 #define AFMT_GENERIC0_4 0x7480
776 #define AFMT_GENERIC0_5 0x7484
777 #define AFMT_GENERIC0_6 0x7488
778 #define AFMT_GENERIC1_HDR 0x748c
779 #define AFMT_GENERIC1_0 0x7490
780 #define AFMT_GENERIC1_1 0x7494
781 #define AFMT_GENERIC1_2 0x7498
782 #define AFMT_GENERIC1_3 0x749c
783 #define AFMT_GENERIC1_4 0x74a0
784 #define AFMT_GENERIC1_5 0x74a4
785 #define AFMT_GENERIC1_6 0x74a8
786 #define HDMI_ACR_32_0 0x74ac
787 # define HDMI_ACR_CTS_32(x) (((x) & 0xfffff) << 12)
788 #define HDMI_ACR_32_1 0x74b0
789 # define HDMI_ACR_N_32(x) (((x) & 0xfffff) << 0)
790 #define HDMI_ACR_44_0 0x74b4
791 # define HDMI_ACR_CTS_44(x) (((x) & 0xfffff) << 12)
792 #define HDMI_ACR_44_1 0x74b8
793 # define HDMI_ACR_N_44(x) (((x) & 0xfffff) << 0)
794 #define HDMI_ACR_48_0 0x74bc
795 # define HDMI_ACR_CTS_48(x) (((x) & 0xfffff) << 12)
796 #define HDMI_ACR_48_1 0x74c0
797 # define HDMI_ACR_N_48(x) (((x) & 0xfffff) << 0)
798 #define HDMI_ACR_STATUS_0 0x74c4
799 #define HDMI_ACR_STATUS_1 0x74c8
800 #define AFMT_AUDIO_INFO0 0x74cc
801 # define AFMT_AUDIO_INFO_CHECKSUM(x) (((x) & 0xff) << 0)
802 # define AFMT_AUDIO_INFO_CC(x) (((x) & 7) << 8)
803 # define AFMT_AUDIO_INFO_CHECKSUM_OFFSET(x) (((x) & 0xff) << 16)
804 #define AFMT_AUDIO_INFO1 0x74d0
805 # define AFMT_AUDIO_INFO_CA(x) (((x) & 0xff) << 0)
806 # define AFMT_AUDIO_INFO_LSV(x) (((x) & 0xf) << 11)
807 # define AFMT_AUDIO_INFO_DM_INH(x) (((x) & 1) << 15)
808 # define AFMT_AUDIO_INFO_DM_INH_LSV(x) (((x) & 0xff) << 8)
809 #define AFMT_60958_0 0x74d4
810 # define AFMT_60958_CS_A(x) (((x) & 1) << 0)
811 # define AFMT_60958_CS_B(x) (((x) & 1) << 1)
812 # define AFMT_60958_CS_C(x) (((x) & 1) << 2)
813 # define AFMT_60958_CS_D(x) (((x) & 3) << 3)
814 # define AFMT_60958_CS_MODE(x) (((x) & 3) << 6)
815 # define AFMT_60958_CS_CATEGORY_CODE(x) (((x) & 0xff) << 8)
816 # define AFMT_60958_CS_SOURCE_NUMBER(x) (((x) & 0xf) << 16)
817 # define AFMT_60958_CS_CHANNEL_NUMBER_L(x) (((x) & 0xf) << 20)
818 # define AFMT_60958_CS_SAMPLING_FREQUENCY(x) (((x) & 0xf) << 24)
819 # define AFMT_60958_CS_CLOCK_ACCURACY(x) (((x) & 3) << 28)
820 #define AFMT_60958_1 0x74d8
821 # define AFMT_60958_CS_WORD_LENGTH(x) (((x) & 0xf) << 0)
822 # define AFMT_60958_CS_ORIGINAL_SAMPLING_FREQUENCY(x) (((x) & 0xf) << 4)
823 # define AFMT_60958_CS_VALID_L(x) (((x) & 1) << 16)
824 # define AFMT_60958_CS_VALID_R(x) (((x) & 1) << 18)
825 # define AFMT_60958_CS_CHANNEL_NUMBER_R(x) (((x) & 0xf) << 20)
826 #define AFMT_AUDIO_CRC_CONTROL 0x74dc
827 # define AFMT_AUDIO_CRC_EN (1 << 0)
828 #define AFMT_RAMP_CONTROL0 0x74e0
829 # define AFMT_RAMP_MAX_COUNT(x) (((x) & 0xffffff) << 0)
830 # define AFMT_RAMP_DATA_SIGN (1 << 31)
831 #define AFMT_RAMP_CONTROL1 0x74e4
832 # define AFMT_RAMP_MIN_COUNT(x) (((x) & 0xffffff) << 0)
833 # define AFMT_AUDIO_TEST_CH_DISABLE(x) (((x) & 0xff) << 24)
834 #define AFMT_RAMP_CONTROL2 0x74e8
835 # define AFMT_RAMP_INC_COUNT(x) (((x) & 0xffffff) << 0)
836 #define AFMT_RAMP_CONTROL3 0x74ec
837 # define AFMT_RAMP_DEC_COUNT(x) (((x) & 0xffffff) << 0)
838 #define AFMT_60958_2 0x74f0
839 # define AFMT_60958_CS_CHANNEL_NUMBER_2(x) (((x) & 0xf) << 0)
840 # define AFMT_60958_CS_CHANNEL_NUMBER_3(x) (((x) & 0xf) << 4)
841 # define AFMT_60958_CS_CHANNEL_NUMBER_4(x) (((x) & 0xf) << 8)
842 # define AFMT_60958_CS_CHANNEL_NUMBER_5(x) (((x) & 0xf) << 12)
843 # define AFMT_60958_CS_CHANNEL_NUMBER_6(x) (((x) & 0xf) << 16)
844 # define AFMT_60958_CS_CHANNEL_NUMBER_7(x) (((x) & 0xf) << 20)
845 #define AFMT_STATUS 0x7600
846 # define AFMT_AUDIO_ENABLE (1 << 4)
847 # define AFMT_AZ_FORMAT_WTRIG (1 << 28)
848 # define AFMT_AZ_FORMAT_WTRIG_INT (1 << 29)
849 # define AFMT_AZ_AUDIO_ENABLE_CHG (1 << 30)
850 #define AFMT_AUDIO_PACKET_CONTROL 0x7604
851 # define AFMT_AUDIO_SAMPLE_SEND (1 << 0)
852 # define AFMT_AUDIO_TEST_EN (1 << 12)
853 # define AFMT_AUDIO_CHANNEL_SWAP (1 << 24)
854 # define AFMT_60958_CS_UPDATE (1 << 26)
855 # define AFMT_AZ_AUDIO_ENABLE_CHG_MASK (1 << 27)
856 # define AFMT_AZ_FORMAT_WTRIG_MASK (1 << 28)
857 # define AFMT_AZ_FORMAT_WTRIG_ACK (1 << 29)
858 # define AFMT_AZ_AUDIO_ENABLE_CHG_ACK (1 << 30)
859 #define AFMT_VBI_PACKET_CONTROL 0x7608
860 # define AFMT_GENERIC0_UPDATE (1 << 2)
861 #define AFMT_INFOFRAME_CONTROL0 0x760c
862 # define AFMT_AUDIO_INFO_SOURCE (1 << 6) /* 0 - sound block; 1 - hdmi regs */
863 # define AFMT_AUDIO_INFO_UPDATE (1 << 7)
864 # define AFMT_MPEG_INFO_UPDATE (1 << 10)
865 #define AFMT_GENERIC0_7 0x7610
866 /* second instance starts at 0x7800 */
867 #define HDMI_OFFSET0 (0x7400 - 0x7400)
868 #define HDMI_OFFSET1 (0x7800 - 0x7400)
870 /* DCE3.2 ELD audio interface */
871 #define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR0 0x71c8 /* LPCM */
872 #define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR1 0x71cc /* AC3 */
873 #define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR2 0x71d0 /* MPEG1 */
874 #define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR3 0x71d4 /* MP3 */
875 #define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR4 0x71d8 /* MPEG2 */
876 #define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR5 0x71dc /* AAC */
877 #define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR6 0x71e0 /* DTS */
878 #define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR7 0x71e4 /* ATRAC */
879 #define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR8 0x71e8 /* one bit audio - leave at 0 (default) */
880 #define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR9 0x71ec /* Dolby Digital */
881 #define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR10 0x71f0 /* DTS-HD */
882 #define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR11 0x71f4 /* MAT-MLP */
883 #define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR12 0x71f8 /* DTS */
884 #define AZ_F0_CODEC_PIN0_CONTROL_AUDIO_DESCRIPTOR13 0x71fc /* WMA Pro */
885 # define MAX_CHANNELS(x) (((x) & 0x7) << 0)
886 /* max channels minus one. 7 = 8 channels */
887 # define SUPPORTED_FREQUENCIES(x) (((x) & 0xff) << 8)
888 # define DESCRIPTOR_BYTE_2(x) (((x) & 0xff) << 16)
889 # define SUPPORTED_FREQUENCIES_STEREO(x) (((x) & 0xff) << 24) /* LPCM only */
890 /* SUPPORTED_FREQUENCIES, SUPPORTED_FREQUENCIES_STEREO
900 #define AZ_HOT_PLUG_CONTROL 0x7300
901 # define AZ_FORCE_CODEC_WAKE (1 << 0)
902 # define PIN0_JACK_DETECTION_ENABLE (1 << 4)
903 # define PIN1_JACK_DETECTION_ENABLE (1 << 5)
904 # define PIN2_JACK_DETECTION_ENABLE (1 << 6)
905 # define PIN3_JACK_DETECTION_ENABLE (1 << 7)
906 # define PIN0_UNSOLICITED_RESPONSE_ENABLE (1 << 8)
907 # define PIN1_UNSOLICITED_RESPONSE_ENABLE (1 << 9)
908 # define PIN2_UNSOLICITED_RESPONSE_ENABLE (1 << 10)
909 # define PIN3_UNSOLICITED_RESPONSE_ENABLE (1 << 11)
910 # define CODEC_HOT_PLUG_ENABLE (1 << 12)
911 # define PIN0_AUDIO_ENABLED (1 << 24)
912 # define PIN1_AUDIO_ENABLED (1 << 25)
913 # define PIN2_AUDIO_ENABLED (1 << 26)
914 # define PIN3_AUDIO_ENABLED (1 << 27)
915 # define AUDIO_ENABLED (1 << 31)
918 #define D1GRPH_PRIMARY_SURFACE_ADDRESS 0x6110
919 #define D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH 0x6914
920 #define D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH 0x6114
921 #define D1GRPH_SECONDARY_SURFACE_ADDRESS 0x6118
922 #define D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH 0x691c
923 #define D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH 0x611c
925 /* PCIE indirect regs */
926 #define PCIE_P_CNTL 0x40
927 # define P_PLL_PWRDN_IN_L1L23 (1 << 3)
928 # define P_PLL_BUF_PDNB (1 << 4)
929 # define P_PLL_PDNB (1 << 9)
930 # define P_ALLOW_PRX_FRONTEND_SHUTOFF (1 << 12)
932 #define PCIE_LC_CNTL 0xa0
933 # define LC_L0S_INACTIVITY(x) ((x) << 8)
934 # define LC_L0S_INACTIVITY_MASK (0xf << 8)
935 # define LC_L0S_INACTIVITY_SHIFT 8
936 # define LC_L1_INACTIVITY(x) ((x) << 12)
937 # define LC_L1_INACTIVITY_MASK (0xf << 12)
938 # define LC_L1_INACTIVITY_SHIFT 12
939 # define LC_PMI_TO_L1_DIS (1 << 16)
940 # define LC_ASPM_TO_L1_DIS (1 << 24)
941 #define PCIE_LC_TRAINING_CNTL 0xa1 /* PCIE_P */
942 #define PCIE_LC_LINK_WIDTH_CNTL 0xa2 /* PCIE_P */
943 # define LC_LINK_WIDTH_SHIFT 0
944 # define LC_LINK_WIDTH_MASK 0x7
945 # define LC_LINK_WIDTH_X0 0
946 # define LC_LINK_WIDTH_X1 1
947 # define LC_LINK_WIDTH_X2 2
948 # define LC_LINK_WIDTH_X4 3
949 # define LC_LINK_WIDTH_X8 4
950 # define LC_LINK_WIDTH_X16 6
951 # define LC_LINK_WIDTH_RD_SHIFT 4
952 # define LC_LINK_WIDTH_RD_MASK 0x70
953 # define LC_RECONFIG_ARC_MISSING_ESCAPE (1 << 7)
954 # define LC_RECONFIG_NOW (1 << 8)
955 # define LC_RENEGOTIATION_SUPPORT (1 << 9)
956 # define LC_RENEGOTIATE_EN (1 << 10)
957 # define LC_SHORT_RECONFIG_EN (1 << 11)
958 # define LC_UPCONFIGURE_SUPPORT (1 << 12)
959 # define LC_UPCONFIGURE_DIS (1 << 13)
960 #define PCIE_LC_SPEED_CNTL 0xa4 /* PCIE_P */
961 # define LC_GEN2_EN_STRAP (1 << 0)
962 # define LC_TARGET_LINK_SPEED_OVERRIDE_EN (1 << 1)
963 # define LC_FORCE_EN_HW_SPEED_CHANGE (1 << 5)
964 # define LC_FORCE_DIS_HW_SPEED_CHANGE (1 << 6)
965 # define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK (0x3 << 8)
966 # define LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT 3
967 # define LC_CURRENT_DATA_RATE (1 << 11)
968 # define LC_HW_VOLTAGE_IF_CONTROL(x) ((x) << 12)
969 # define LC_HW_VOLTAGE_IF_CONTROL_MASK (3 << 12)
970 # define LC_HW_VOLTAGE_IF_CONTROL_SHIFT 12
971 # define LC_VOLTAGE_TIMER_SEL_MASK (0xf << 14)
972 # define LC_CLR_FAILED_SPD_CHANGE_CNT (1 << 21)
973 # define LC_OTHER_SIDE_EVER_SENT_GEN2 (1 << 23)
974 # define LC_OTHER_SIDE_SUPPORTS_GEN2 (1 << 24)
975 #define MM_CFGREGS_CNTL 0x544c
976 # define MM_WR_TO_CFG_EN (1 << 3)
977 #define LINK_CNTL2 0x88 /* F0 */
978 # define TARGET_LINK_SPEED_MASK (0xf << 0)
979 # define SELECTABLE_DEEMPHASIS (1 << 6)
984 #define PACKET0(reg, n) ((RADEON_PACKET_TYPE0 << 30) | \
985 (((reg) >> 2) & 0xFFFF) | \
986 ((n) & 0x3FFF) << 16)
987 #define PACKET3(op, n) ((RADEON_PACKET_TYPE3 << 30) | \
988 (((op) & 0xFF) << 8) | \
989 ((n) & 0x3FFF) << 16)
992 #define UVD_SEMA_ADDR_LOW 0xef00
993 #define UVD_SEMA_ADDR_HIGH 0xef04
994 #define UVD_SEMA_CMD 0xef08
995 #define UVD_GPCOM_VCPU_CMD 0xef0c
996 #define UVD_GPCOM_VCPU_DATA0 0xef10
997 #define UVD_GPCOM_VCPU_DATA1 0xef14
999 #define UVD_LMI_EXT40_ADDR 0xf498
1000 #define UVD_VCPU_CHIP_ID 0xf4d4
1001 #define UVD_VCPU_CACHE_OFFSET0 0xf4d8
1002 #define UVD_VCPU_CACHE_SIZE0 0xf4dc
1003 #define UVD_VCPU_CACHE_OFFSET1 0xf4e0
1004 #define UVD_VCPU_CACHE_SIZE1 0xf4e4
1005 #define UVD_VCPU_CACHE_OFFSET2 0xf4e8
1006 #define UVD_VCPU_CACHE_SIZE2 0xf4ec
1007 #define UVD_LMI_ADDR_EXT 0xf594
1009 #define UVD_RBC_RB_RPTR 0xf690
1010 #define UVD_RBC_RB_WPTR 0xf694
1012 #define UVD_CONTEXT_ID 0xf6f4
projects / dragonfly.git / blob