corecode's projects / dragonfly.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: e756ceb) | patch
rl(4): Rework busdma(9) related bits
authorSepherosa Ziehau <sephe@dragonflybsd.org>
Fri, 23 Jan 2009 10:31:25 +0000 (18:31 +0800)
committerSepherosa Ziehau <sephe@dragonflybsd.org>
Tue, 17 Feb 2009 10:35:31 +0000 (18:35 +0800)
commit8705209eb08d0d859b519f9622ba1d893e037b3a
treef0b3a9f4bdd8354949e4fe50694a172b8b228cb1tree | snapshot
parente756cebc22be28d9f9110d31ebee712bd661f8bacommit | diff
rl(4): Rework busdma(9) related bits

- Correct parameters passed to busdma(9) functions.
- Split RX/TX busdma tag.
- Use bus_dmamem_coherent() to allocate RX buffers.
- Create TX buffer busdma map at attach time and destroy them only
  at detach time.
- Rework rl_encap().
- Don't sync RX buffers, which is coherent memory.
sys/dev/netif/rl/if_rl.c diff | blob | blame | history
sys/dev/netif/rl/if_rlreg.h diff | blob | blame | history
corecode's DragonFly repo