2 * FreeBSD, PCI product support functions
4 * Copyright (c) 1995-2001 Justin T. Gibbs
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions, and the following disclaimer,
12 * without modification, immediately at the beginning of the file.
13 * 2. The name of the author may not be used to endorse or promote products
14 * derived from this software without specific prior written permission.
16 * Alternatively, this software may be distributed under the terms of the
17 * GNU Public License ("GPL").
19 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
20 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
21 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
22 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR
23 * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
24 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
25 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
26 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
27 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
28 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
31 * $Id: //depot/aic7xxx/freebsd/dev/aic7xxx/ahd_pci.c#13 $
33 * $FreeBSD: src/sys/dev/aic7xxx/ahd_pci.c,v 1.2.2.5 2003/06/10 03:26:07 gibbs Exp $
36 #include <dev/aic7xxx/aic79xx_osm.h>
38 #define AHD_PCI_IOADDR0 PCIR_MAPS /* Primary I/O BAR */
39 #define AHD_PCI_MEMADDR (PCIR_MAPS + 4) /* Mem I/O Address */
40 #define AHD_PCI_IOADDR1 (PCIR_MAPS + 12)/* Secondary I/O BAR */
42 static int ahd_pci_probe(device_t dev);
43 static int ahd_pci_attach(device_t dev);
45 static device_method_t ahd_pci_device_methods[] = {
46 /* Device interface */
47 DEVMETHOD(device_probe, ahd_pci_probe),
48 DEVMETHOD(device_attach, ahd_pci_attach),
49 DEVMETHOD(device_detach, ahd_detach),
53 static driver_t ahd_pci_driver = {
55 ahd_pci_device_methods,
56 sizeof(struct ahd_softc)
59 static devclass_t ahd_devclass;
61 DRIVER_MODULE(ahd, pci, ahd_pci_driver, ahd_devclass, 0, 0);
62 DRIVER_MODULE(ahd, cardbus, ahd_pci_driver, ahd_devclass, 0, 0);
63 MODULE_DEPEND(ahd_pci, ahd, 1, 1, 1);
64 MODULE_VERSION(ahd_pci, 1);
67 ahd_pci_probe(device_t dev)
69 struct ahd_pci_identity *entry;
71 entry = ahd_find_pci_device(dev);
73 device_set_desc(dev, entry->name);
80 ahd_pci_attach(device_t dev)
82 struct ahd_pci_identity *entry;
83 struct ahd_softc *ahd;
87 entry = ahd_find_pci_device(dev);
92 * Allocate a softc for this card and
93 * set it up for attachment by our
94 * common detect routine.
96 name = malloc(strlen(device_get_nameunit(dev)) + 1, M_DEVBUF, M_NOWAIT);
99 strcpy(name, device_get_nameunit(dev));
100 ahd = ahd_alloc(dev, name);
104 ahd_set_unit(ahd, device_get_unit(dev));
107 * Should we bother disabling 39Bit addressing
108 * based on installed memory?
110 if (sizeof(bus_addr_t) > 4)
111 ahd->flags |= AHD_39BIT_ADDRESSING;
113 /* Allocate a dmatag for our SCB DMA maps */
114 /* XXX Should be a child of the PCI bus dma tag */
115 error = bus_dma_tag_create(/*parent*/NULL, /*alignment*/1,
117 (ahd->flags & AHD_39BIT_ADDRESSING)
119 : BUS_SPACE_MAXADDR_32BIT,
120 /*highaddr*/BUS_SPACE_MAXADDR,
121 /*filter*/NULL, /*filterarg*/NULL,
122 /*maxsize*/BUS_SPACE_MAXSIZE_32BIT,
123 /*nsegments*/AHD_NSEG,
124 /*maxsegsz*/AHD_MAXTRANSFER_SIZE,
129 printf("ahd_pci_attach: Could not allocate DMA tag "
130 "- error %d\n", error);
134 ahd->dev_softc = dev;
135 error = ahd_pci_config(ahd, entry);
146 ahd_pci_map_registers(struct ahd_softc *ahd)
148 struct resource *regs;
149 struct resource *regs2;
156 command = ahd_pci_read_config(ahd->dev_softc, PCIR_COMMAND, /*bytes*/1);
162 /* Retrieve the per-device 'allow_memio' hint */
163 if (resource_int_value(device_get_name(ahd->dev_softc),
164 device_get_unit(ahd->dev_softc),
165 "allow_memio", &allow_memio) != 0) {
167 device_printf(ahd->dev_softc,
168 "Defaulting to MEMIO on\n");
171 if ((command & PCIM_CMD_MEMEN) != 0
172 && (ahd->bugs & AHD_PCIX_MMAPIO_BUG) == 0
173 && allow_memio != 0) {
175 regs_type = SYS_RES_MEMORY;
176 regs_id = AHD_PCI_MEMADDR;
177 regs = bus_alloc_resource(ahd->dev_softc, regs_type,
178 ®s_id, 0, ~0, 1, RF_ACTIVE);
182 ahd->tags[0] = rman_get_bustag(regs);
183 ahd->bshs[0] = rman_get_bushandle(regs);
184 ahd->tags[1] = ahd->tags[0];
185 error = bus_space_subregion(ahd->tags[0], ahd->bshs[0],
190 * Do a quick test to see if memory mapped
191 * I/O is functioning correctly.
194 || ahd_pci_test_register_access(ahd) != 0) {
195 device_printf(ahd->dev_softc,
196 "PCI Device %d:%d:%d failed memory "
197 "mapped test. Using PIO.\n",
198 ahd_get_pci_bus(ahd->dev_softc),
199 ahd_get_pci_slot(ahd->dev_softc),
200 ahd_get_pci_function(ahd->dev_softc));
201 bus_release_resource(ahd->dev_softc, regs_type,
205 command &= ~PCIM_CMD_PORTEN;
206 ahd_pci_write_config(ahd->dev_softc,
208 command, /*bytes*/1);
212 if (regs == NULL && (command & PCIM_CMD_PORTEN) != 0) {
213 regs_type = SYS_RES_IOPORT;
214 regs_id = AHD_PCI_IOADDR0;
215 regs = bus_alloc_resource(ahd->dev_softc, regs_type,
216 ®s_id, 0, ~0, 1, RF_ACTIVE);
218 device_printf(ahd->dev_softc,
219 "can't allocate register resources\n");
222 ahd->tags[0] = rman_get_bustag(regs);
223 ahd->bshs[0] = rman_get_bushandle(regs);
225 /* And now the second BAR */
226 regs_id2 = AHD_PCI_IOADDR1;
227 regs2 = bus_alloc_resource(ahd->dev_softc, regs_type,
228 ®s_id2, 0, ~0, 1, RF_ACTIVE);
230 device_printf(ahd->dev_softc,
231 "can't allocate register resources\n");
234 ahd->tags[1] = rman_get_bustag(regs2);
235 ahd->bshs[1] = rman_get_bushandle(regs2);
236 command &= ~PCIM_CMD_MEMEN;
237 ahd_pci_write_config(ahd->dev_softc, PCIR_COMMAND,
238 command, /*bytes*/1);
239 ahd->platform_data->regs_res_type[1] = regs_type;
240 ahd->platform_data->regs_res_id[1] = regs_id2;
241 ahd->platform_data->regs[1] = regs2;
243 ahd->platform_data->regs_res_type[0] = regs_type;
244 ahd->platform_data->regs_res_id[0] = regs_id;
245 ahd->platform_data->regs[0] = regs;
250 ahd_pci_map_int(struct ahd_softc *ahd)
255 ahd->platform_data->irq =
256 bus_alloc_resource(ahd->dev_softc, SYS_RES_IRQ, &zero,
257 0, ~0, 1, RF_ACTIVE | RF_SHAREABLE);
258 if (ahd->platform_data->irq == NULL)
260 ahd->platform_data->irq_res_type = SYS_RES_IRQ;
261 return (ahd_map_int(ahd));
265 ahd_power_state_change(struct ahd_softc *ahd, ahd_power_state new_state)
271 * Traverse the capability list looking for
272 * the power management capability.
275 cap_offset = ahd_pci_read_config(ahd->dev_softc,
276 PCIR_CAP_PTR, /*bytes*/1);
277 while (cap_offset != 0) {
279 cap = ahd_pci_read_config(ahd->dev_softc,
280 cap_offset, /*bytes*/4);
281 if ((cap & 0xFF) == 1
282 && ((cap >> 16) & 0x3) > 0) {
285 pm_control = ahd_pci_read_config(ahd->dev_softc,
289 pm_control |= new_state;
290 ahd_pci_write_config(ahd->dev_softc,
292 pm_control, /*bytes*/2);
295 cap_offset = (cap >> 8) & 0xFF;