2 * Copyright (c) 1992 Terrence R. Lambert.
3 * Copyright (c) 1982, 1987, 1990 The Regents of the University of California.
6 * This code is derived from software contributed to Berkeley by
9 * Redistribution and use in source and binary forms, with or without
10 * modification, are permitted provided that the following conditions
12 * 1. Redistributions of source code must retain the above copyright
13 * notice, this list of conditions and the following disclaimer.
14 * 2. Redistributions in binary form must reproduce the above copyright
15 * notice, this list of conditions and the following disclaimer in the
16 * documentation and/or other materials provided with the distribution.
17 * 3. All advertising materials mentioning features or use of this software
18 * must display the following acknowledgement:
19 * This product includes software developed by the University of
20 * California, Berkeley and its contributors.
21 * 4. Neither the name of the University nor the names of its contributors
22 * may be used to endorse or promote products derived from this software
23 * without specific prior written permission.
25 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
26 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
27 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
28 * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
29 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
30 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
31 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
32 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
33 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
34 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
37 * from: @(#)machdep.c 7.4 (Berkeley) 6/3/91
38 * $FreeBSD: src/sys/i386/i386/machdep.c,v 1.385.2.30 2003/05/31 08:48:05 alc Exp $
39 * $DragonFly: src/sys/platform/pc32/i386/machdep.c,v 1.106 2006/12/23 00:27:03 swildner Exp $
43 #include "use_ether.h"
46 #include "opt_atalk.h"
47 #include "opt_compat.h"
50 #include "opt_directio.h"
53 #include "opt_maxmem.h"
54 #include "opt_msgbuf.h"
55 #include "opt_perfmon.h"
57 #include "opt_userconfig.h"
59 #include <sys/param.h>
60 #include <sys/systm.h>
61 #include <sys/sysproto.h>
62 #include <sys/signalvar.h>
63 #include <sys/kernel.h>
64 #include <sys/linker.h>
65 #include <sys/malloc.h>
68 #include <sys/reboot.h>
70 #include <sys/msgbuf.h>
71 #include <sys/sysent.h>
72 #include <sys/sysctl.h>
73 #include <sys/vmmeter.h>
75 #include <sys/upcall.h>
76 #include <sys/usched.h>
80 #include <vm/vm_param.h>
82 #include <vm/vm_kern.h>
83 #include <vm/vm_object.h>
84 #include <vm/vm_page.h>
85 #include <vm/vm_map.h>
86 #include <vm/vm_pager.h>
87 #include <vm/vm_extern.h>
89 #include <sys/thread2.h>
97 #include <machine/cpu.h>
98 #include <machine/clock.h>
99 #include <machine/specialreg.h>
100 #include <machine/bootinfo.h>
101 #include <machine/md_var.h>
102 #include <machine/pcb_ext.h> /* pcb.h included via sys/user.h */
103 #include <machine/globaldata.h> /* CPU_prvspace */
104 #include <machine/smp.h>
106 #include <machine/perfmon.h>
108 #include <machine/cputypes.h>
111 #include <bus/isa/i386/isa_device.h>
113 #include <machine_base/isa/intr_machdep.h>
114 #include <bus/isa/rtc.h>
115 #include <machine/vm86.h>
116 #include <sys/random.h>
117 #include <sys/ptrace.h>
118 #include <machine/sigframe.h>
120 #define PHYSMAP_ENTRIES 10
122 extern void init386 (int first);
123 extern void dblfault_handler (void);
125 extern void printcpuinfo(void); /* XXX header file */
126 extern void finishidentcpu(void);
127 extern void panicifcpuunsupported(void);
128 extern void initializecpu(void);
130 static void cpu_startup (void *);
131 #ifndef CPU_DISABLE_SSE
132 static void set_fpregs_xmm (struct save87 *, struct savexmm *);
133 static void fill_fpregs_xmm (struct savexmm *, struct save87 *);
134 #endif /* CPU_DISABLE_SSE */
136 extern void ffs_rawread_setup(void);
137 #endif /* DIRECTIO */
138 static void init_locks(void);
140 SYSINIT(cpu, SI_SUB_CPU, SI_ORDER_FIRST, cpu_startup, NULL)
142 int _udatasel, _ucodesel;
145 int64_t tsc_offsets[MAXCPU];
147 int64_t tsc_offsets[1];
150 #if defined(SWTCH_OPTIM_STATS)
151 extern int swtch_optim_stats;
152 SYSCTL_INT(_debug, OID_AUTO, swtch_optim_stats,
153 CTLFLAG_RD, &swtch_optim_stats, 0, "");
154 SYSCTL_INT(_debug, OID_AUTO, tlb_flush_count,
155 CTLFLAG_RD, &tlb_flush_count, 0, "");
161 sysctl_hw_physmem(SYSCTL_HANDLER_ARGS)
163 int error = sysctl_handle_int(oidp, 0, ctob(physmem), req);
167 SYSCTL_PROC(_hw, HW_PHYSMEM, physmem, CTLTYPE_INT|CTLFLAG_RD,
168 0, 0, sysctl_hw_physmem, "IU", "");
171 sysctl_hw_usermem(SYSCTL_HANDLER_ARGS)
173 int error = sysctl_handle_int(oidp, 0,
174 ctob(physmem - vmstats.v_wire_count), req);
178 SYSCTL_PROC(_hw, HW_USERMEM, usermem, CTLTYPE_INT|CTLFLAG_RD,
179 0, 0, sysctl_hw_usermem, "IU", "");
182 sysctl_hw_availpages(SYSCTL_HANDLER_ARGS)
184 int error = sysctl_handle_int(oidp, 0,
185 i386_btop(avail_end - avail_start), req);
189 SYSCTL_PROC(_hw, OID_AUTO, availpages, CTLTYPE_INT|CTLFLAG_RD,
190 0, 0, sysctl_hw_availpages, "I", "");
193 sysctl_machdep_msgbuf(SYSCTL_HANDLER_ARGS)
197 /* Unwind the buffer, so that it's linear (possibly starting with
198 * some initial nulls).
200 error=sysctl_handle_opaque(oidp,msgbufp->msg_ptr+msgbufp->msg_bufr,
201 msgbufp->msg_size-msgbufp->msg_bufr,req);
202 if(error) return(error);
203 if(msgbufp->msg_bufr>0) {
204 error=sysctl_handle_opaque(oidp,msgbufp->msg_ptr,
205 msgbufp->msg_bufr,req);
210 SYSCTL_PROC(_machdep, OID_AUTO, msgbuf, CTLTYPE_STRING|CTLFLAG_RD,
211 0, 0, sysctl_machdep_msgbuf, "A","Contents of kernel message buffer");
213 static int msgbuf_clear;
216 sysctl_machdep_msgbuf_clear(SYSCTL_HANDLER_ARGS)
219 error = sysctl_handle_int(oidp, oidp->oid_arg1, oidp->oid_arg2,
221 if (!error && req->newptr) {
222 /* Clear the buffer and reset write pointer */
223 bzero(msgbufp->msg_ptr,msgbufp->msg_size);
224 msgbufp->msg_bufr=msgbufp->msg_bufx=0;
230 SYSCTL_PROC(_machdep, OID_AUTO, msgbuf_clear, CTLTYPE_INT|CTLFLAG_RW,
231 &msgbuf_clear, 0, sysctl_machdep_msgbuf_clear, "I",
232 "Clear kernel message buffer");
234 vm_paddr_t Maxmem = 0;
237 vm_paddr_t phys_avail[PHYSMAP_ENTRIES*2+2];
239 static vm_offset_t buffer_sva, buffer_eva;
240 vm_offset_t clean_sva, clean_eva;
241 static vm_offset_t pager_sva, pager_eva;
242 static struct trapframe proc0_tf;
245 cpu_startup(void *dummy)
253 if (boothowto & RB_VERBOSE)
257 * Good {morning,afternoon,evening,night}.
259 kprintf("%s", version);
262 panicifcpuunsupported();
266 kprintf("real memory = %llu (%lluK bytes)\n", ptoa(Maxmem), ptoa(Maxmem) / 1024);
268 * Display any holes after the first chunk of extended memory.
273 kprintf("Physical memory chunk(s):\n");
274 for (indx = 0; phys_avail[indx + 1] != 0; indx += 2) {
275 vm_paddr_t size1 = phys_avail[indx + 1] - phys_avail[indx];
277 kprintf("0x%08llx - 0x%08llx, %llu bytes (%llu pages)\n",
278 phys_avail[indx], phys_avail[indx + 1] - 1, size1,
284 * Allocate space for system data structures.
285 * The first available kernel virtual address is in "v".
286 * As pages of kernel virtual memory are allocated, "v" is incremented.
287 * As pages of memory are allocated and cleared,
288 * "firstaddr" is incremented.
289 * An index into the kernel page table corresponding to the
290 * virtual memory address maintained in "v" is kept in "mapaddr".
294 * Make two passes. The first pass calculates how much memory is
295 * needed and allocates it. The second pass assigns virtual
296 * addresses to the various data structures.
300 v = (caddr_t)firstaddr;
302 #define valloc(name, type, num) \
303 (name) = (type *)v; v = (caddr_t)((name)+(num))
304 #define valloclim(name, type, num, lim) \
305 (name) = (type *)v; v = (caddr_t)((lim) = ((name)+(num)))
308 * The nominal buffer size (and minimum KVA allocation) is BKVASIZE.
309 * For the first 64MB of ram nominally allocate sufficient buffers to
310 * cover 1/4 of our ram. Beyond the first 64MB allocate additional
311 * buffers to cover 1/20 of our ram over 64MB. When auto-sizing
312 * the buffer cache we limit the eventual kva reservation to
315 * factor represents the 1/4 x ram conversion.
318 int factor = 4 * BKVASIZE / 1024;
319 int kbytes = physmem * (PAGE_SIZE / 1024);
323 nbuf += min((kbytes - 4096) / factor, 65536 / factor);
325 nbuf += (kbytes - 65536) * 2 / (factor * 5);
326 if (maxbcache && nbuf > maxbcache / BKVASIZE)
327 nbuf = maxbcache / BKVASIZE;
331 * Do not allow the buffer_map to be more then 1/2 the size of the
334 if (nbuf > (kernel_map->max_offset - kernel_map->min_offset) /
336 nbuf = (kernel_map->max_offset - kernel_map->min_offset) /
338 kprintf("Warning: nbufs capped at %d\n", nbuf);
341 nswbuf = max(min(nbuf/4, 256), 16);
343 if (nswbuf < NSWBUF_MIN)
350 valloc(swbuf, struct buf, nswbuf);
351 valloc(buf, struct buf, nbuf);
354 * End of first pass, size has been calculated so allocate memory
356 if (firstaddr == 0) {
357 size = (vm_size_t)(v - firstaddr);
358 firstaddr = (int)kmem_alloc(kernel_map, round_page(size));
360 panic("startup: no room for tables");
365 * End of second pass, addresses have been assigned
367 if ((vm_size_t)(v - firstaddr) != size)
368 panic("startup: table size inconsistency");
370 clean_map = kmem_suballoc(kernel_map, &clean_sva, &clean_eva,
371 (nbuf*BKVASIZE) + (nswbuf*MAXPHYS) + pager_map_size);
372 buffer_map = kmem_suballoc(clean_map, &buffer_sva, &buffer_eva,
374 buffer_map->system_map = 1;
375 pager_map = kmem_suballoc(clean_map, &pager_sva, &pager_eva,
376 (nswbuf*MAXPHYS) + pager_map_size);
377 pager_map->system_map = 1;
378 exec_map = kmem_suballoc(kernel_map, &minaddr, &maxaddr,
379 (16*(ARG_MAX+(PAGE_SIZE*3))));
381 #if defined(USERCONFIG)
383 cninit(); /* the preferred console may have changed */
386 kprintf("avail memory = %u (%uK bytes)\n", ptoa(vmstats.v_free_count),
387 ptoa(vmstats.v_free_count) / 1024);
390 * Set up buffers, so they can be used to read disk labels.
393 vm_pager_bufferinit();
397 * OK, enough kmem_alloc/malloc state should be up, lets get on with it!
399 mp_start(); /* fire up the APs and APICs */
406 * Send an interrupt to process.
408 * Stack is set up to allow sigcode stored
409 * at top to call routine, followed by kcall
410 * to sigreturn routine below. After sigreturn
411 * resets the signal mask, the stack, and the
412 * frame pointer, it returns to the user
416 sendsig(sig_t catcher, int sig, sigset_t *mask, u_long code)
418 struct lwp *lp = curthread->td_lwp;
419 struct proc *p = lp->lwp_proc;
420 struct trapframe *regs;
421 struct sigacts *psp = p->p_sigacts;
422 struct sigframe sf, *sfp;
425 regs = lp->lwp_md.md_regs;
426 oonstack = (lp->lwp_sigstk.ss_flags & SS_ONSTACK) ? 1 : 0;
428 /* save user context */
429 bzero(&sf, sizeof(struct sigframe));
430 sf.sf_uc.uc_sigmask = *mask;
431 sf.sf_uc.uc_stack = lp->lwp_sigstk;
432 sf.sf_uc.uc_mcontext.mc_onstack = oonstack;
433 sf.sf_uc.uc_mcontext.mc_gs = rgs();
434 bcopy(regs, &sf.sf_uc.uc_mcontext.mc_fs, sizeof(struct trapframe));
436 /* Allocate and validate space for the signal handler context. */
438 if ((p->p_flag & P_ALTSTACK) != 0 && !oonstack &&
439 SIGISMEMBER(psp->ps_sigonstack, sig)) {
440 sfp = (struct sigframe *)(lp->lwp_sigstk.ss_sp +
441 lp->lwp_sigstk.ss_size - sizeof(struct sigframe));
442 lp->lwp_sigstk.ss_flags |= SS_ONSTACK;
445 sfp = (struct sigframe *)regs->tf_esp - 1;
447 /* Translate the signal is appropriate */
448 if (p->p_sysent->sv_sigtbl) {
449 if (sig <= p->p_sysent->sv_sigsize)
450 sig = p->p_sysent->sv_sigtbl[_SIG_IDX(sig)];
453 /* Build the argument list for the signal handler. */
455 sf.sf_ucontext = (register_t)&sfp->sf_uc;
456 if (SIGISMEMBER(psp->ps_siginfo, sig)) {
457 /* Signal handler installed with SA_SIGINFO. */
458 sf.sf_siginfo = (register_t)&sfp->sf_si;
459 sf.sf_ahu.sf_action = (__siginfohandler_t *)catcher;
461 /* fill siginfo structure */
462 sf.sf_si.si_signo = sig;
463 sf.sf_si.si_code = code;
464 sf.sf_si.si_addr = (void*)regs->tf_err;
467 /* Old FreeBSD-style arguments. */
468 sf.sf_siginfo = code;
469 sf.sf_addr = regs->tf_err;
470 sf.sf_ahu.sf_handler = catcher;
474 * If we're a vm86 process, we want to save the segment registers.
475 * We also change eflags to be our emulated eflags, not the actual
478 if (regs->tf_eflags & PSL_VM) {
479 struct trapframe_vm86 *tf = (struct trapframe_vm86 *)regs;
480 struct vm86_kernel *vm86 = &lp->lwp_thread->td_pcb->pcb_ext->ext_vm86;
482 sf.sf_uc.uc_mcontext.mc_gs = tf->tf_vm86_gs;
483 sf.sf_uc.uc_mcontext.mc_fs = tf->tf_vm86_fs;
484 sf.sf_uc.uc_mcontext.mc_es = tf->tf_vm86_es;
485 sf.sf_uc.uc_mcontext.mc_ds = tf->tf_vm86_ds;
487 if (vm86->vm86_has_vme == 0)
488 sf.sf_uc.uc_mcontext.mc_eflags =
489 (tf->tf_eflags & ~(PSL_VIF | PSL_VIP)) |
490 (vm86->vm86_eflags & (PSL_VIF | PSL_VIP));
493 * Clear PSL_NT to inhibit T_TSSFLT faults on return from
494 * syscalls made by the signal handler. This just avoids
495 * wasting time for our lazy fixup of such faults. PSL_NT
496 * does nothing in vm86 mode, but vm86 programs can set it
497 * almost legitimately in probes for old cpu types.
499 tf->tf_eflags &= ~(PSL_VM | PSL_NT | PSL_VIF | PSL_VIP);
503 * Copy the sigframe out to the user's stack.
505 if (copyout(&sf, sfp, sizeof(struct sigframe)) != 0) {
507 * Something is wrong with the stack pointer.
508 * ...Kill the process.
513 regs->tf_esp = (int)sfp;
514 regs->tf_eip = PS_STRINGS - *(p->p_sysent->sv_szsigcode);
515 regs->tf_eflags &= ~PSL_T;
516 regs->tf_cs = _ucodesel;
517 regs->tf_ds = _udatasel;
518 regs->tf_es = _udatasel;
519 regs->tf_fs = _udatasel;
520 regs->tf_ss = _udatasel;
524 * Sanitize the trapframe for a virtual kernel passing control to a custom
527 * Allow userland to set or maintain PSL_RF, the resume flag. This flag
528 * basically controls whether the return PC should skip the first instruction
529 * (as in an explicit system call) or re-execute it (as in an exception).
532 cpu_sanitize_frame(struct trapframe *frame)
534 frame->tf_cs = _ucodesel;
535 frame->tf_ds = _udatasel;
536 frame->tf_es = _udatasel;
537 frame->tf_fs = _udatasel;
538 frame->tf_ss = _udatasel;
539 frame->tf_eflags &= (PSL_USER | PSL_RF);
540 frame->tf_eflags |= PSL_RESERVED_DEFAULT | PSL_I;
545 * sigreturn(ucontext_t *sigcntxp)
547 * System call to cleanup state after a signal
548 * has been taken. Reset signal mask and
549 * stack state from context left by sendsig (above).
550 * Return to previous pc and psl as specified by
551 * context left by sendsig. Check carefully to
552 * make sure that the user has not modified the
553 * state to gain improper privileges.
555 #define EFL_SECURE(ef, oef) ((((ef) ^ (oef)) & ~PSL_USERCHANGE) == 0)
556 #define CS_SECURE(cs) (ISPL(cs) == SEL_UPL)
559 sys_sigreturn(struct sigreturn_args *uap)
561 struct lwp *lp = curthread->td_lwp;
562 struct trapframe *regs;
568 if (!useracc((caddr_t)ucp, sizeof(ucontext_t), VM_PROT_READ))
571 regs = lp->lwp_md.md_regs;
572 eflags = ucp->uc_mcontext.mc_eflags;
574 if (eflags & PSL_VM) {
575 struct trapframe_vm86 *tf = (struct trapframe_vm86 *)regs;
576 struct vm86_kernel *vm86;
579 * if pcb_ext == 0 or vm86_inited == 0, the user hasn't
580 * set up the vm86 area, and we can't enter vm86 mode.
582 if (lp->lwp_thread->td_pcb->pcb_ext == 0)
584 vm86 = &lp->lwp_thread->td_pcb->pcb_ext->ext_vm86;
585 if (vm86->vm86_inited == 0)
588 /* go back to user mode if both flags are set */
589 if ((eflags & PSL_VIP) && (eflags & PSL_VIF))
590 trapsignal(lp->lwp_proc, SIGBUS, 0);
592 if (vm86->vm86_has_vme) {
593 eflags = (tf->tf_eflags & ~VME_USERCHANGE) |
594 (eflags & VME_USERCHANGE) | PSL_VM;
596 vm86->vm86_eflags = eflags; /* save VIF, VIP */
597 eflags = (tf->tf_eflags & ~VM_USERCHANGE) | (eflags & VM_USERCHANGE) | PSL_VM;
599 bcopy(&ucp->uc_mcontext.mc_fs, tf, sizeof(struct trapframe));
600 tf->tf_eflags = eflags;
601 tf->tf_vm86_ds = tf->tf_ds;
602 tf->tf_vm86_es = tf->tf_es;
603 tf->tf_vm86_fs = tf->tf_fs;
604 tf->tf_vm86_gs = ucp->uc_mcontext.mc_gs;
605 tf->tf_ds = _udatasel;
606 tf->tf_es = _udatasel;
607 tf->tf_fs = _udatasel;
610 * Don't allow users to change privileged or reserved flags.
613 * XXX do allow users to change the privileged flag PSL_RF.
614 * The cpu sets PSL_RF in tf_eflags for faults. Debuggers
615 * should sometimes set it there too. tf_eflags is kept in
616 * the signal context during signal handling and there is no
617 * other place to remember it, so the PSL_RF bit may be
618 * corrupted by the signal handler without us knowing.
619 * Corruption of the PSL_RF bit at worst causes one more or
620 * one less debugger trap, so allowing it is fairly harmless.
622 if (!EFL_SECURE(eflags & ~PSL_RF, regs->tf_eflags & ~PSL_RF)) {
623 kprintf("sigreturn: eflags = 0x%x\n", eflags);
628 * Don't allow users to load a valid privileged %cs. Let the
629 * hardware check for invalid selectors, excess privilege in
630 * other selectors, invalid %eip's and invalid %esp's.
632 cs = ucp->uc_mcontext.mc_cs;
633 if (!CS_SECURE(cs)) {
634 kprintf("sigreturn: cs = 0x%x\n", cs);
635 trapsignal(lp->lwp_proc, SIGBUS, T_PROTFLT);
638 bcopy(&ucp->uc_mcontext.mc_fs, regs, sizeof(struct trapframe));
641 if (ucp->uc_mcontext.mc_onstack & 1)
642 lp->lwp_sigstk.ss_flags |= SS_ONSTACK;
644 lp->lwp_sigstk.ss_flags &= ~SS_ONSTACK;
646 lp->lwp_sigmask = ucp->uc_sigmask;
647 SIG_CANTMASK(lp->lwp_sigmask);
652 * Stack frame on entry to function. %eax will contain the function vector,
653 * %ecx will contain the function data. flags, ecx, and eax will have
654 * already been pushed on the stack.
665 sendupcall(struct vmupcall *vu, int morepending)
667 struct lwp *lp = curthread->td_lwp;
668 struct trapframe *regs;
669 struct upcall upcall;
670 struct upc_frame upc_frame;
674 * Get the upcall data structure
676 if (copyin(lp->lwp_upcall, &upcall, sizeof(upcall)) ||
677 copyin((char *)upcall.upc_uthread + upcall.upc_critoff, &crit_count, sizeof(int))
680 kprintf("bad upcall address\n");
685 * If the data structure is already marked pending or has a critical
686 * section count, mark the data structure as pending and return
687 * without doing an upcall. vu_pending is left set.
689 if (upcall.upc_pending || crit_count >= vu->vu_pending) {
690 if (upcall.upc_pending < vu->vu_pending) {
691 upcall.upc_pending = vu->vu_pending;
692 copyout(&upcall.upc_pending, &lp->lwp_upcall->upc_pending,
693 sizeof(upcall.upc_pending));
699 * We can run this upcall now, clear vu_pending.
701 * Bump our critical section count and set or clear the
702 * user pending flag depending on whether more upcalls are
703 * pending. The user will be responsible for calling
704 * upc_dispatch(-1) to process remaining upcalls.
707 upcall.upc_pending = morepending;
708 crit_count += TDPRI_CRIT;
709 copyout(&upcall.upc_pending, &lp->lwp_upcall->upc_pending,
710 sizeof(upcall.upc_pending));
711 copyout(&crit_count, (char *)upcall.upc_uthread + upcall.upc_critoff,
715 * Construct a stack frame and issue the upcall
717 regs = lp->lwp_md.md_regs;
718 upc_frame.eax = regs->tf_eax;
719 upc_frame.ecx = regs->tf_ecx;
720 upc_frame.edx = regs->tf_edx;
721 upc_frame.flags = regs->tf_eflags;
722 upc_frame.oldip = regs->tf_eip;
723 if (copyout(&upc_frame, (void *)(regs->tf_esp - sizeof(upc_frame)),
724 sizeof(upc_frame)) != 0) {
725 kprintf("bad stack on upcall\n");
727 regs->tf_eax = (register_t)vu->vu_func;
728 regs->tf_ecx = (register_t)vu->vu_data;
729 regs->tf_edx = (register_t)lp->lwp_upcall;
730 regs->tf_eip = (register_t)vu->vu_ctx;
731 regs->tf_esp -= sizeof(upc_frame);
736 * fetchupcall occurs in the context of a system call, which means that
737 * we have to return EJUSTRETURN in order to prevent eax and edx from
738 * being overwritten by the syscall return value.
740 * if vu is not NULL we return the new context in %edx, the new data in %ecx,
741 * and the function pointer in %eax.
744 fetchupcall (struct vmupcall *vu, int morepending, void *rsp)
746 struct upc_frame upc_frame;
747 struct lwp *lp = curthread->td_lwp;
748 struct trapframe *regs;
750 struct upcall upcall;
753 regs = lp->lwp_md.md_regs;
755 error = copyout(&morepending, &lp->lwp_upcall->upc_pending, sizeof(int));
759 * This jumps us to the next ready context.
762 error = copyin(lp->lwp_upcall, &upcall, sizeof(upcall));
765 error = copyin((char *)upcall.upc_uthread + upcall.upc_critoff, &crit_count, sizeof(int));
766 crit_count += TDPRI_CRIT;
768 error = copyout(&crit_count, (char *)upcall.upc_uthread + upcall.upc_critoff, sizeof(int));
769 regs->tf_eax = (register_t)vu->vu_func;
770 regs->tf_ecx = (register_t)vu->vu_data;
771 regs->tf_edx = (register_t)lp->lwp_upcall;
772 regs->tf_eip = (register_t)vu->vu_ctx;
773 regs->tf_esp = (register_t)rsp;
776 * This returns us to the originally interrupted code.
778 error = copyin(rsp, &upc_frame, sizeof(upc_frame));
779 regs->tf_eax = upc_frame.eax;
780 regs->tf_ecx = upc_frame.ecx;
781 regs->tf_edx = upc_frame.edx;
782 regs->tf_eflags = (regs->tf_eflags & ~PSL_USERCHANGE) |
783 (upc_frame.flags & PSL_USERCHANGE);
784 regs->tf_eip = upc_frame.oldip;
785 regs->tf_esp = (register_t)((char *)rsp + sizeof(upc_frame));
794 * Machine dependent boot() routine
796 * I haven't seen anything to put here yet
797 * Possibly some stuff might be grafted back here from boot()
805 * Shutdown the CPU as much as possible
815 * cpu_idle() represents the idle LWKT. You cannot return from this function
816 * (unless you want to blow things up!). Instead we look for runnable threads
817 * and loop or halt as appropriate. Giant is not held on entry to the thread.
819 * The main loop is entered with a critical section held, we must release
820 * the critical section before doing anything else. lwkt_switch() will
821 * check for pending interrupts due to entering and exiting its own
824 * Note on cpu_idle_hlt: On an SMP system we rely on a scheduler IPI
825 * to wake a HLTed cpu up. However, there are cases where the idlethread
826 * will be entered with the possibility that no IPI will occur and in such
827 * cases lwkt_switch() sets TDF_IDLE_NOHLT.
829 static int cpu_idle_hlt = 1;
830 static int cpu_idle_hltcnt;
831 static int cpu_idle_spincnt;
832 SYSCTL_INT(_machdep, OID_AUTO, cpu_idle_hlt, CTLFLAG_RW,
833 &cpu_idle_hlt, 0, "Idle loop HLT enable");
834 SYSCTL_INT(_machdep, OID_AUTO, cpu_idle_hltcnt, CTLFLAG_RW,
835 &cpu_idle_hltcnt, 0, "Idle loop entry halts");
836 SYSCTL_INT(_machdep, OID_AUTO, cpu_idle_spincnt, CTLFLAG_RW,
837 &cpu_idle_spincnt, 0, "Idle loop entry spins");
840 cpu_idle_default_hook(void)
843 * We must guarentee that hlt is exactly the instruction
846 __asm __volatile("sti; hlt");
849 /* Other subsystems (e.g., ACPI) can hook this later. */
850 void (*cpu_idle_hook)(void) = cpu_idle_default_hook;
855 struct thread *td = curthread;
858 KKASSERT(td->td_pri < TDPRI_CRIT);
861 * See if there are any LWKTs ready to go.
866 * If we are going to halt call splz unconditionally after
867 * CLIing to catch any interrupt races. Note that we are
868 * at SPL0 and interrupts are enabled.
870 if (cpu_idle_hlt && !lwkt_runnable() &&
871 (td->td_flags & TDF_IDLE_NOHLT) == 0) {
872 __asm __volatile("cli");
874 if (!lwkt_runnable())
878 __asm __volatile("pause");
882 td->td_flags &= ~TDF_IDLE_NOHLT;
885 __asm __volatile("sti; pause");
887 __asm __volatile("sti");
895 * Clear registers on exec
898 setregs(struct lwp *lp, u_long entry, u_long stack, u_long ps_strings)
900 struct trapframe *regs = lp->lwp_md.md_regs;
901 struct pcb *pcb = lp->lwp_thread->td_pcb;
903 /* Reset pc->pcb_gs and %gs before possibly invalidating it. */
904 pcb->pcb_gs = _udatasel;
907 /* was i386_user_cleanup() in NetBSD */
910 bzero((char *)regs, sizeof(struct trapframe));
911 regs->tf_eip = entry;
912 regs->tf_esp = stack;
913 regs->tf_eflags = PSL_USER | (regs->tf_eflags & PSL_T);
914 regs->tf_ss = _udatasel;
915 regs->tf_ds = _udatasel;
916 regs->tf_es = _udatasel;
917 regs->tf_fs = _udatasel;
918 regs->tf_cs = _ucodesel;
920 /* PS_STRINGS value for BSD/OS binaries. It is 0 for non-BSD/OS. */
921 regs->tf_ebx = ps_strings;
924 * Reset the hardware debug registers if they were in use.
925 * They won't have any meaning for the newly exec'd process.
927 if (pcb->pcb_flags & PCB_DBREGS) {
934 if (pcb == curthread->td_pcb) {
936 * Clear the debug registers on the running
937 * CPU, otherwise they will end up affecting
938 * the next process we switch to.
942 pcb->pcb_flags &= ~PCB_DBREGS;
946 * Initialize the math emulator (if any) for the current process.
947 * Actually, just clear the bit that says that the emulator has
948 * been initialized. Initialization is delayed until the process
949 * traps to the emulator (if it is done at all) mainly because
950 * emulators don't provide an entry point for initialization.
952 lp->lwp_thread->td_pcb->pcb_flags &= ~FP_SOFTFP;
955 * note: do not set CR0_TS here. npxinit() must do it after clearing
956 * gd_npxthread. Otherwise a preemptive interrupt thread may panic
960 load_cr0(rcr0() | CR0_MP);
963 /* Initialize the npx (if any) for the current process. */
964 npxinit(__INITIAL_NPXCW__);
969 * note: linux emulator needs edx to be 0x0 on entry, which is
970 * handled in execve simply by setting the 64 bit syscall
981 cr0 |= CR0_NE; /* Done by npxinit() */
982 cr0 |= CR0_MP | CR0_TS; /* Done at every execve() too. */
984 if (cpu_class != CPUCLASS_386)
986 cr0 |= CR0_WP | CR0_AM;
992 sysctl_machdep_adjkerntz(SYSCTL_HANDLER_ARGS)
995 error = sysctl_handle_int(oidp, oidp->oid_arg1, oidp->oid_arg2,
997 if (!error && req->newptr)
1002 SYSCTL_PROC(_machdep, CPU_ADJKERNTZ, adjkerntz, CTLTYPE_INT|CTLFLAG_RW,
1003 &adjkerntz, 0, sysctl_machdep_adjkerntz, "I", "");
1005 SYSCTL_INT(_machdep, CPU_DISRTCSET, disable_rtc_set,
1006 CTLFLAG_RW, &disable_rtc_set, 0, "");
1008 SYSCTL_STRUCT(_machdep, CPU_BOOTINFO, bootinfo,
1009 CTLFLAG_RD, &bootinfo, bootinfo, "");
1011 SYSCTL_INT(_machdep, CPU_WALLCLOCK, wall_cmos_clock,
1012 CTLFLAG_RW, &wall_cmos_clock, 0, "");
1014 extern u_long bootdev; /* not a cdev_t - encoding is different */
1015 SYSCTL_ULONG(_machdep, OID_AUTO, guessed_bootdev,
1016 CTLFLAG_RD, &bootdev, 0, "Boot device (not in cdev_t format)");
1019 * Initialize 386 and configure to run kernel
1023 * Initialize segments & interrupt table
1027 union descriptor gdt[NGDT * MAXCPU]; /* global descriptor table */
1028 static struct gate_descriptor idt0[NIDT];
1029 struct gate_descriptor *idt = &idt0[0]; /* interrupt descriptor table */
1030 union descriptor ldt[NLDT]; /* local descriptor table */
1032 /* table descriptors - used to load tables by cpu */
1033 struct region_descriptor r_gdt, r_idt;
1035 #if defined(I586_CPU) && !defined(NO_F00F_HACK)
1036 extern int has_f00f_bug;
1039 static struct i386tss dblfault_tss;
1040 static char dblfault_stack[PAGE_SIZE];
1042 extern struct user *proc0paddr;
1045 /* software prototypes -- in more palatable form */
1046 struct soft_segment_descriptor gdt_segs[] = {
1047 /* GNULL_SEL 0 Null Descriptor */
1048 { 0x0, /* segment base address */
1050 0, /* segment type */
1051 0, /* segment descriptor priority level */
1052 0, /* segment descriptor present */
1054 0, /* default 32 vs 16 bit size */
1055 0 /* limit granularity (byte/page units)*/ },
1056 /* GCODE_SEL 1 Code Descriptor for kernel */
1057 { 0x0, /* segment base address */
1058 0xfffff, /* length - all address space */
1059 SDT_MEMERA, /* segment type */
1060 0, /* segment descriptor priority level */
1061 1, /* segment descriptor present */
1063 1, /* default 32 vs 16 bit size */
1064 1 /* limit granularity (byte/page units)*/ },
1065 /* GDATA_SEL 2 Data Descriptor for kernel */
1066 { 0x0, /* segment base address */
1067 0xfffff, /* length - all address space */
1068 SDT_MEMRWA, /* segment type */
1069 0, /* segment descriptor priority level */
1070 1, /* segment descriptor present */
1072 1, /* default 32 vs 16 bit size */
1073 1 /* limit granularity (byte/page units)*/ },
1074 /* GPRIV_SEL 3 SMP Per-Processor Private Data Descriptor */
1075 { 0x0, /* segment base address */
1076 0xfffff, /* length - all address space */
1077 SDT_MEMRWA, /* segment type */
1078 0, /* segment descriptor priority level */
1079 1, /* segment descriptor present */
1081 1, /* default 32 vs 16 bit size */
1082 1 /* limit granularity (byte/page units)*/ },
1083 /* GPROC0_SEL 4 Proc 0 Tss Descriptor */
1085 0x0, /* segment base address */
1086 sizeof(struct i386tss)-1,/* length - all address space */
1087 SDT_SYS386TSS, /* segment type */
1088 0, /* segment descriptor priority level */
1089 1, /* segment descriptor present */
1091 0, /* unused - default 32 vs 16 bit size */
1092 0 /* limit granularity (byte/page units)*/ },
1093 /* GLDT_SEL 5 LDT Descriptor */
1094 { (int) ldt, /* segment base address */
1095 sizeof(ldt)-1, /* length - all address space */
1096 SDT_SYSLDT, /* segment type */
1097 SEL_UPL, /* segment descriptor priority level */
1098 1, /* segment descriptor present */
1100 0, /* unused - default 32 vs 16 bit size */
1101 0 /* limit granularity (byte/page units)*/ },
1102 /* GUSERLDT_SEL 6 User LDT Descriptor per process */
1103 { (int) ldt, /* segment base address */
1104 (512 * sizeof(union descriptor)-1), /* length */
1105 SDT_SYSLDT, /* segment type */
1106 0, /* segment descriptor priority level */
1107 1, /* segment descriptor present */
1109 0, /* unused - default 32 vs 16 bit size */
1110 0 /* limit granularity (byte/page units)*/ },
1111 /* GTGATE_SEL 7 Null Descriptor - Placeholder */
1112 { 0x0, /* segment base address */
1113 0x0, /* length - all address space */
1114 0, /* segment type */
1115 0, /* segment descriptor priority level */
1116 0, /* segment descriptor present */
1118 0, /* default 32 vs 16 bit size */
1119 0 /* limit granularity (byte/page units)*/ },
1120 /* GBIOSLOWMEM_SEL 8 BIOS access to realmode segment 0x40, must be #8 in GDT */
1121 { 0x400, /* segment base address */
1122 0xfffff, /* length */
1123 SDT_MEMRWA, /* segment type */
1124 0, /* segment descriptor priority level */
1125 1, /* segment descriptor present */
1127 1, /* default 32 vs 16 bit size */
1128 1 /* limit granularity (byte/page units)*/ },
1129 /* GPANIC_SEL 9 Panic Tss Descriptor */
1130 { (int) &dblfault_tss, /* segment base address */
1131 sizeof(struct i386tss)-1,/* length - all address space */
1132 SDT_SYS386TSS, /* segment type */
1133 0, /* segment descriptor priority level */
1134 1, /* segment descriptor present */
1136 0, /* unused - default 32 vs 16 bit size */
1137 0 /* limit granularity (byte/page units)*/ },
1138 /* GBIOSCODE32_SEL 10 BIOS 32-bit interface (32bit Code) */
1139 { 0, /* segment base address (overwritten) */
1140 0xfffff, /* length */
1141 SDT_MEMERA, /* segment type */
1142 0, /* segment descriptor priority level */
1143 1, /* segment descriptor present */
1145 0, /* default 32 vs 16 bit size */
1146 1 /* limit granularity (byte/page units)*/ },
1147 /* GBIOSCODE16_SEL 11 BIOS 32-bit interface (16bit Code) */
1148 { 0, /* segment base address (overwritten) */
1149 0xfffff, /* length */
1150 SDT_MEMERA, /* segment type */
1151 0, /* segment descriptor priority level */
1152 1, /* segment descriptor present */
1154 0, /* default 32 vs 16 bit size */
1155 1 /* limit granularity (byte/page units)*/ },
1156 /* GBIOSDATA_SEL 12 BIOS 32-bit interface (Data) */
1157 { 0, /* segment base address (overwritten) */
1158 0xfffff, /* length */
1159 SDT_MEMRWA, /* segment type */
1160 0, /* segment descriptor priority level */
1161 1, /* segment descriptor present */
1163 1, /* default 32 vs 16 bit size */
1164 1 /* limit granularity (byte/page units)*/ },
1165 /* GBIOSUTIL_SEL 13 BIOS 16-bit interface (Utility) */
1166 { 0, /* segment base address (overwritten) */
1167 0xfffff, /* length */
1168 SDT_MEMRWA, /* segment type */
1169 0, /* segment descriptor priority level */
1170 1, /* segment descriptor present */
1172 0, /* default 32 vs 16 bit size */
1173 1 /* limit granularity (byte/page units)*/ },
1174 /* GBIOSARGS_SEL 14 BIOS 16-bit interface (Arguments) */
1175 { 0, /* segment base address (overwritten) */
1176 0xfffff, /* length */
1177 SDT_MEMRWA, /* segment type */
1178 0, /* segment descriptor priority level */
1179 1, /* segment descriptor present */
1181 0, /* default 32 vs 16 bit size */
1182 1 /* limit granularity (byte/page units)*/ },
1183 /* GTLS_START 15 TLS */
1184 { 0x0, /* segment base address */
1186 0, /* segment type */
1187 0, /* segment descriptor priority level */
1188 0, /* segment descriptor present */
1190 0, /* default 32 vs 16 bit size */
1191 0 /* limit granularity (byte/page units)*/ },
1192 /* GTLS_START+1 16 TLS */
1193 { 0x0, /* segment base address */
1195 0, /* segment type */
1196 0, /* segment descriptor priority level */
1197 0, /* segment descriptor present */
1199 0, /* default 32 vs 16 bit size */
1200 0 /* limit granularity (byte/page units)*/ },
1201 /* GTLS_END 17 TLS */
1202 { 0x0, /* segment base address */
1204 0, /* segment type */
1205 0, /* segment descriptor priority level */
1206 0, /* segment descriptor present */
1208 0, /* default 32 vs 16 bit size */
1209 0 /* limit granularity (byte/page units)*/ },
1212 static struct soft_segment_descriptor ldt_segs[] = {
1213 /* Null Descriptor - overwritten by call gate */
1214 { 0x0, /* segment base address */
1215 0x0, /* length - all address space */
1216 0, /* segment type */
1217 0, /* segment descriptor priority level */
1218 0, /* segment descriptor present */
1220 0, /* default 32 vs 16 bit size */
1221 0 /* limit granularity (byte/page units)*/ },
1222 /* Null Descriptor - overwritten by call gate */
1223 { 0x0, /* segment base address */
1224 0x0, /* length - all address space */
1225 0, /* segment type */
1226 0, /* segment descriptor priority level */
1227 0, /* segment descriptor present */
1229 0, /* default 32 vs 16 bit size */
1230 0 /* limit granularity (byte/page units)*/ },
1231 /* Null Descriptor - overwritten by call gate */
1232 { 0x0, /* segment base address */
1233 0x0, /* length - all address space */
1234 0, /* segment type */
1235 0, /* segment descriptor priority level */
1236 0, /* segment descriptor present */
1238 0, /* default 32 vs 16 bit size */
1239 0 /* limit granularity (byte/page units)*/ },
1240 /* Code Descriptor for user */
1241 { 0x0, /* segment base address */
1242 0xfffff, /* length - all address space */
1243 SDT_MEMERA, /* segment type */
1244 SEL_UPL, /* segment descriptor priority level */
1245 1, /* segment descriptor present */
1247 1, /* default 32 vs 16 bit size */
1248 1 /* limit granularity (byte/page units)*/ },
1249 /* Null Descriptor - overwritten by call gate */
1250 { 0x0, /* segment base address */
1251 0x0, /* length - all address space */
1252 0, /* segment type */
1253 0, /* segment descriptor priority level */
1254 0, /* segment descriptor present */
1256 0, /* default 32 vs 16 bit size */
1257 0 /* limit granularity (byte/page units)*/ },
1258 /* Data Descriptor for user */
1259 { 0x0, /* segment base address */
1260 0xfffff, /* length - all address space */
1261 SDT_MEMRWA, /* segment type */
1262 SEL_UPL, /* segment descriptor priority level */
1263 1, /* segment descriptor present */
1265 1, /* default 32 vs 16 bit size */
1266 1 /* limit granularity (byte/page units)*/ },
1270 setidt(int idx, inthand_t *func, int typ, int dpl, int selec)
1272 struct gate_descriptor *ip;
1275 ip->gd_looffset = (int)func;
1276 ip->gd_selector = selec;
1282 ip->gd_hioffset = ((int)func)>>16 ;
1285 #define IDTVEC(name) __CONCAT(X,name)
1288 IDTVEC(div), IDTVEC(dbg), IDTVEC(nmi), IDTVEC(bpt), IDTVEC(ofl),
1289 IDTVEC(bnd), IDTVEC(ill), IDTVEC(dna), IDTVEC(fpusegm),
1290 IDTVEC(tss), IDTVEC(missing), IDTVEC(stk), IDTVEC(prot),
1291 IDTVEC(page), IDTVEC(mchk), IDTVEC(fpu), IDTVEC(align),
1292 IDTVEC(xmm), IDTVEC(syscall),
1295 IDTVEC(int0x80_syscall);
1297 #ifdef DEBUG_INTERRUPTS
1298 extern inthand_t *Xrsvdary[256];
1302 sdtossd(struct segment_descriptor *sd, struct soft_segment_descriptor *ssd)
1304 ssd->ssd_base = (sd->sd_hibase << 24) | sd->sd_lobase;
1305 ssd->ssd_limit = (sd->sd_hilimit << 16) | sd->sd_lolimit;
1306 ssd->ssd_type = sd->sd_type;
1307 ssd->ssd_dpl = sd->sd_dpl;
1308 ssd->ssd_p = sd->sd_p;
1309 ssd->ssd_def32 = sd->sd_def32;
1310 ssd->ssd_gran = sd->sd_gran;
1314 * Populate the (physmap) array with base/bound pairs describing the
1315 * available physical memory in the system, then test this memory and
1316 * build the phys_avail array describing the actually-available memory.
1318 * If we cannot accurately determine the physical memory map, then use
1319 * value from the 0xE801 call, and failing that, the RTC.
1321 * Total memory size may be set by the kernel environment variable
1322 * hw.physmem or the compile-time define MAXMEM.
1325 getmemsize(int first)
1327 int i, physmap_idx, pa_indx;
1329 u_int basemem, extmem;
1330 struct vm86frame vmf;
1331 struct vm86context vmc;
1333 vm_offset_t physmap[PHYSMAP_ENTRIES*2];
1341 quad_t dcons_addr, dcons_size;
1344 TUNABLE_INT_FETCH("hw.hasbrokenint12", &hasbrokenint12);
1345 bzero(&vmf, sizeof(struct vm86frame));
1346 bzero(physmap, sizeof(physmap));
1350 * Some newer BIOSes has broken INT 12H implementation which cause
1351 * kernel panic immediately. In this case, we need to scan SMAP
1352 * with INT 15:E820 first, then determine base memory size.
1354 if (hasbrokenint12) {
1359 * Perform "base memory" related probes & setup. If we get a crazy
1360 * value give the bios some scribble space just in case.
1362 vm86_intcall(0x12, &vmf);
1363 basemem = vmf.vmf_ax;
1364 if (basemem > 640) {
1365 kprintf("Preposterous BIOS basemem of %uK, "
1366 "truncating to < 640K\n", basemem);
1371 * XXX if biosbasemem is now < 640, there is a `hole'
1372 * between the end of base memory and the start of
1373 * ISA memory. The hole may be empty or it may
1374 * contain BIOS code or data. Map it read/write so
1375 * that the BIOS can write to it. (Memory from 0 to
1376 * the physical end of the kernel is mapped read-only
1377 * to begin with and then parts of it are remapped.
1378 * The parts that aren't remapped form holes that
1379 * remain read-only and are unused by the kernel.
1380 * The base memory area is below the physical end of
1381 * the kernel and right now forms a read-only hole.
1382 * The part of it from PAGE_SIZE to
1383 * (trunc_page(biosbasemem * 1024) - 1) will be
1384 * remapped and used by the kernel later.)
1386 * This code is similar to the code used in
1387 * pmap_mapdev, but since no memory needs to be
1388 * allocated we simply change the mapping.
1390 for (pa = trunc_page(basemem * 1024);
1391 pa < ISA_HOLE_START; pa += PAGE_SIZE) {
1392 pte = vtopte(pa + KERNBASE);
1393 *pte = pa | PG_RW | PG_V;
1397 * if basemem != 640, map pages r/w into vm86 page table so
1398 * that the bios can scribble on it.
1401 for (i = basemem / 4; i < 160; i++)
1402 pte[i] = (i << PAGE_SHIFT) | PG_V | PG_RW | PG_U;
1406 * map page 1 R/W into the kernel page table so we can use it
1407 * as a buffer. The kernel will unmap this page later.
1409 pte = vtopte(KERNBASE + (1 << PAGE_SHIFT));
1410 *pte = (1 << PAGE_SHIFT) | PG_RW | PG_V;
1413 * get memory map with INT 15:E820
1415 #define SMAPSIZ sizeof(*smap)
1416 #define SMAP_SIG 0x534D4150 /* 'SMAP' */
1419 smap = (void *)vm86_addpage(&vmc, 1, KERNBASE + (1 << PAGE_SHIFT));
1420 vm86_getptr(&vmc, (vm_offset_t)smap, &vmf.vmf_es, &vmf.vmf_di);
1425 vmf.vmf_eax = 0xE820;
1426 vmf.vmf_edx = SMAP_SIG;
1427 vmf.vmf_ecx = SMAPSIZ;
1428 i = vm86_datacall(0x15, &vmf, &vmc);
1429 if (i || vmf.vmf_eax != SMAP_SIG)
1431 if (boothowto & RB_VERBOSE)
1432 kprintf("SMAP type=%02x base=%08x %08x len=%08x %08x\n",
1434 *(u_int32_t *)((char *)&smap->base + 4),
1435 (u_int32_t)smap->base,
1436 *(u_int32_t *)((char *)&smap->length + 4),
1437 (u_int32_t)smap->length);
1439 if (smap->type != 0x01)
1442 if (smap->length == 0)
1445 if (smap->base >= 0xffffffff) {
1446 kprintf("%uK of memory above 4GB ignored\n",
1447 (u_int)(smap->length / 1024));
1451 for (i = 0; i <= physmap_idx; i += 2) {
1452 if (smap->base < physmap[i + 1]) {
1453 if (boothowto & RB_VERBOSE)
1455 "Overlapping or non-montonic memory region, ignoring second region\n");
1460 if (smap->base == physmap[physmap_idx + 1]) {
1461 physmap[physmap_idx + 1] += smap->length;
1466 if (physmap_idx == PHYSMAP_ENTRIES*2) {
1468 "Too many segments in the physical address map, giving up\n");
1471 physmap[physmap_idx] = smap->base;
1472 physmap[physmap_idx + 1] = smap->base + smap->length;
1474 ; /* fix GCC3.x warning */
1475 } while (vmf.vmf_ebx != 0);
1478 * Perform "base memory" related probes & setup based on SMAP
1481 for (i = 0; i <= physmap_idx; i += 2) {
1482 if (physmap[i] == 0x00000000) {
1483 basemem = physmap[i + 1] / 1024;
1492 if (basemem > 640) {
1493 kprintf("Preposterous BIOS basemem of %uK, truncating to 640K\n",
1498 for (pa = trunc_page(basemem * 1024);
1499 pa < ISA_HOLE_START; pa += PAGE_SIZE) {
1500 pte = vtopte(pa + KERNBASE);
1501 *pte = pa | PG_RW | PG_V;
1505 for (i = basemem / 4; i < 160; i++)
1506 pte[i] = (i << PAGE_SHIFT) | PG_V | PG_RW | PG_U;
1509 if (physmap[1] != 0)
1513 * If we failed above, try memory map with INT 15:E801
1515 vmf.vmf_ax = 0xE801;
1516 if (vm86_intcall(0x15, &vmf) == 0) {
1517 extmem = vmf.vmf_cx + vmf.vmf_dx * 64;
1521 vm86_intcall(0x15, &vmf);
1522 extmem = vmf.vmf_ax;
1525 * Prefer the RTC value for extended memory.
1527 extmem = rtcin(RTC_EXTLO) + (rtcin(RTC_EXTHI) << 8);
1532 * Special hack for chipsets that still remap the 384k hole when
1533 * there's 16MB of memory - this really confuses people that
1534 * are trying to use bus mastering ISA controllers with the
1535 * "16MB limit"; they only have 16MB, but the remapping puts
1536 * them beyond the limit.
1538 * If extended memory is between 15-16MB (16-17MB phys address range),
1541 if ((extmem > 15 * 1024) && (extmem < 16 * 1024))
1545 physmap[1] = basemem * 1024;
1547 physmap[physmap_idx] = 0x100000;
1548 physmap[physmap_idx + 1] = physmap[physmap_idx] + extmem * 1024;
1552 * Now, physmap contains a map of physical memory.
1556 /* make hole for AP bootstrap code YYY */
1557 physmap[1] = mp_bootaddress(physmap[1] / 1024);
1559 /* look for the MP hardware - needed for apic addresses */
1564 * Maxmem isn't the "maximum memory", it's one larger than the
1565 * highest page of the physical address space. It should be
1566 * called something like "Maxphyspage". We may adjust this
1567 * based on ``hw.physmem'' and the results of the memory test.
1569 Maxmem = atop(physmap[physmap_idx + 1]);
1572 Maxmem = MAXMEM / 4;
1576 * hw.physmem is a size in bytes; we also allow k, m, and g suffixes
1577 * for the appropriate modifiers. This overrides MAXMEM.
1579 if ((cp = kgetenv("hw.physmem")) != NULL) {
1580 u_int64_t AllowMem, sanity;
1583 sanity = AllowMem = strtouq(cp, &ep, 0);
1584 if ((ep != cp) && (*ep != 0)) {
1597 AllowMem = sanity = 0;
1599 if (AllowMem < sanity)
1603 kprintf("Ignoring invalid memory size of '%s'\n", cp);
1605 Maxmem = atop(AllowMem);
1608 if (atop(physmap[physmap_idx + 1]) != Maxmem &&
1609 (boothowto & RB_VERBOSE))
1610 kprintf("Physical memory use set to %lluK\n", Maxmem * 4);
1613 * If Maxmem has been increased beyond what the system has detected,
1614 * extend the last memory segment to the new limit.
1616 if (atop(physmap[physmap_idx + 1]) < Maxmem)
1617 physmap[physmap_idx + 1] = ptoa(Maxmem);
1619 /* call pmap initialization to make new kernel address space */
1620 pmap_bootstrap(first, 0);
1623 * Size up each available chunk of physical memory.
1625 physmap[0] = PAGE_SIZE; /* mask off page 0 */
1627 phys_avail[pa_indx++] = physmap[0];
1628 phys_avail[pa_indx] = physmap[0];
1632 * Get dcons buffer address
1634 if (kgetenv_quad("dcons.addr", &dcons_addr) == 0 ||
1635 kgetenv_quad("dcons.size", &dcons_size) == 0)
1639 * physmap is in bytes, so when converting to page boundaries,
1640 * round up the start address and round down the end address.
1642 for (i = 0; i <= physmap_idx; i += 2) {
1646 if (physmap[i + 1] < end)
1647 end = trunc_page(physmap[i + 1]);
1648 for (pa = round_page(physmap[i]); pa < end; pa += PAGE_SIZE) {
1653 int *ptr = (int *)CADDR1;
1657 * block out kernel memory as not available.
1659 if (pa >= 0x100000 && pa < first)
1663 * block out dcons buffer
1666 && pa >= trunc_page(dcons_addr)
1667 && pa < dcons_addr + dcons_size)
1673 * map page into kernel: valid, read/write,non-cacheable
1675 *pte = pa | PG_V | PG_RW | PG_N;
1680 * Test for alternating 1's and 0's
1682 *(volatile int *)ptr = 0xaaaaaaaa;
1683 if (*(volatile int *)ptr != 0xaaaaaaaa) {
1687 * Test for alternating 0's and 1's
1689 *(volatile int *)ptr = 0x55555555;
1690 if (*(volatile int *)ptr != 0x55555555) {
1696 *(volatile int *)ptr = 0xffffffff;
1697 if (*(volatile int *)ptr != 0xffffffff) {
1703 *(volatile int *)ptr = 0x0;
1704 if (*(volatile int *)ptr != 0x0) {
1708 * Restore original value.
1713 * Adjust array of valid/good pages.
1715 if (page_bad == TRUE) {
1719 * If this good page is a continuation of the
1720 * previous set of good pages, then just increase
1721 * the end pointer. Otherwise start a new chunk.
1722 * Note that "end" points one higher than end,
1723 * making the range >= start and < end.
1724 * If we're also doing a speculative memory
1725 * test and we at or past the end, bump up Maxmem
1726 * so that we keep going. The first bad page
1727 * will terminate the loop.
1729 if (phys_avail[pa_indx] == pa) {
1730 phys_avail[pa_indx] += PAGE_SIZE;
1733 if (pa_indx >= PHYSMAP_ENTRIES*2) {
1734 kprintf("Too many holes in the physical address space, giving up\n");
1738 phys_avail[pa_indx++] = pa; /* start */
1739 phys_avail[pa_indx] = pa + PAGE_SIZE; /* end */
1749 * The last chunk must contain at least one page plus the message
1750 * buffer to avoid complicating other code (message buffer address
1751 * calculation, etc.).
1753 while (phys_avail[pa_indx - 1] + PAGE_SIZE +
1754 round_page(MSGBUF_SIZE) >= phys_avail[pa_indx]) {
1755 physmem -= atop(phys_avail[pa_indx] - phys_avail[pa_indx - 1]);
1756 phys_avail[pa_indx--] = 0;
1757 phys_avail[pa_indx--] = 0;
1760 Maxmem = atop(phys_avail[pa_indx]);
1762 /* Trim off space for the message buffer. */
1763 phys_avail[pa_indx] -= round_page(MSGBUF_SIZE);
1765 avail_end = phys_avail[pa_indx];
1777 * 7 Device Not Available (x87)
1779 * 9 Coprocessor Segment overrun (unsupported, reserved)
1781 * 11 Segment not present
1783 * 13 General Protection
1786 * 16 x87 FP Exception pending
1787 * 17 Alignment Check
1789 * 19 SIMD floating point
1791 * 32-255 INTn/external sources
1796 struct gate_descriptor *gdp;
1797 int gsel_tss, metadata_missing, off, x;
1798 struct mdglobaldata *gd;
1801 * Prevent lowering of the ipl if we call tsleep() early.
1803 gd = &CPU_prvspace[0].mdglobaldata;
1804 bzero(gd, sizeof(*gd));
1806 gd->mi.gd_curthread = &thread0;
1808 atdevbase = ISA_HOLE_START + KERNBASE;
1810 metadata_missing = 0;
1811 if (bootinfo.bi_modulep) {
1812 preload_metadata = (caddr_t)bootinfo.bi_modulep + KERNBASE;
1813 preload_bootstrap_relocate(KERNBASE);
1815 metadata_missing = 1;
1817 if (bootinfo.bi_envp)
1818 kern_envp = (caddr_t)bootinfo.bi_envp + KERNBASE;
1821 * start with one cpu. Note: ncpus2_shift and ncpus2_mask are left
1826 /* Init basic tunables, hz etc */
1830 * make gdt memory segments, the code segment goes up to end of the
1831 * page with etext in it, the data segment goes to the end of
1835 * XXX text protection is temporarily (?) disabled. The limit was
1836 * i386_btop(round_page(etext)) - 1.
1838 gdt_segs[GCODE_SEL].ssd_limit = atop(0 - 1);
1839 gdt_segs[GDATA_SEL].ssd_limit = atop(0 - 1);
1841 gdt_segs[GPRIV_SEL].ssd_limit =
1842 atop(sizeof(struct privatespace) - 1);
1843 gdt_segs[GPRIV_SEL].ssd_base = (int) &CPU_prvspace[0];
1844 gdt_segs[GPROC0_SEL].ssd_base =
1845 (int) &CPU_prvspace[0].mdglobaldata.gd_common_tss;
1847 gd->mi.gd_prvspace = &CPU_prvspace[0];
1850 * Note: on both UP and SMP curthread must be set non-NULL
1851 * early in the boot sequence because the system assumes
1852 * that 'curthread' is never NULL.
1855 for (x = 0; x < NGDT; x++) {
1857 /* avoid overwriting db entries with APM ones */
1858 if (x >= GAPMCODE32_SEL && x <= GAPMDATA_SEL)
1861 ssdtosd(&gdt_segs[x], &gdt[x].sd);
1864 r_gdt.rd_limit = NGDT * sizeof(gdt[0]) - 1;
1865 r_gdt.rd_base = (int) gdt;
1868 mi_gdinit(&gd->mi, 0);
1870 lwkt_init_thread(&thread0, proc0paddr, LWKT_THREAD_STACK, 0, &gd->mi);
1871 lwkt_set_comm(&thread0, "thread0");
1872 proc0.p_addr = (void *)thread0.td_kstack;
1873 LIST_INIT(&proc0.p_lwps);
1874 LIST_INSERT_HEAD(&proc0.p_lwps, &proc0.p_lwp, lwp_list);
1875 proc0.p_lwp.lwp_thread = &thread0;
1876 proc0.p_lwp.lwp_proc = &proc0;
1877 proc0.p_usched = usched_init();
1878 proc0.p_lwp.lwp_cpumask = 0xFFFFFFFF;
1879 varsymset_init(&proc0.p_varsymset, NULL);
1880 thread0.td_flags |= TDF_RUNNING;
1881 thread0.td_proc = &proc0;
1882 thread0.td_lwp = &proc0.p_lwp;
1883 thread0.td_switch = cpu_heavy_switch; /* YYY eventually LWKT */
1884 safepri = TDPRI_MAX;
1886 /* make ldt memory segments */
1888 * XXX - VM_MAX_USER_ADDRESS is an end address, not a max. And it
1889 * should be spelled ...MAX_USER...
1891 ldt_segs[LUCODE_SEL].ssd_limit = atop(VM_MAX_USER_ADDRESS - 1);
1892 ldt_segs[LUDATA_SEL].ssd_limit = atop(VM_MAX_USER_ADDRESS - 1);
1893 for (x = 0; x < sizeof ldt_segs / sizeof ldt_segs[0]; x++)
1894 ssdtosd(&ldt_segs[x], &ldt[x].sd);
1896 _default_ldt = GSEL(GLDT_SEL, SEL_KPL);
1898 gd->gd_currentldt = _default_ldt;
1899 /* spinlocks and the BGL */
1903 * Setup the hardware exception table. Most exceptions use
1904 * SDT_SYS386TGT, known as a 'trap gate'. Trap gates leave
1905 * interrupts enabled. VM page faults use SDT_SYS386IGT, known as
1906 * an 'interrupt trap gate', which disables interrupts on entry,
1907 * in order to be able to poll the appropriate CRn register to
1908 * determine the fault address.
1910 for (x = 0; x < NIDT; x++) {
1911 #ifdef DEBUG_INTERRUPTS
1912 setidt(x, Xrsvdary[x], SDT_SYS386TGT, SEL_KPL, GSEL(GCODE_SEL, SEL_KPL));
1914 setidt(x, &IDTVEC(rsvd0), SDT_SYS386TGT, SEL_KPL, GSEL(GCODE_SEL, SEL_KPL));
1917 setidt(0, &IDTVEC(div), SDT_SYS386TGT, SEL_KPL, GSEL(GCODE_SEL, SEL_KPL));
1918 setidt(1, &IDTVEC(dbg), SDT_SYS386TGT, SEL_KPL, GSEL(GCODE_SEL, SEL_KPL));
1919 setidt(2, &IDTVEC(nmi), SDT_SYS386TGT, SEL_KPL, GSEL(GCODE_SEL, SEL_KPL));
1920 setidt(3, &IDTVEC(bpt), SDT_SYS386TGT, SEL_UPL, GSEL(GCODE_SEL, SEL_KPL));
1921 setidt(4, &IDTVEC(ofl), SDT_SYS386TGT, SEL_UPL, GSEL(GCODE_SEL, SEL_KPL));
1922 setidt(5, &IDTVEC(bnd), SDT_SYS386TGT, SEL_KPL, GSEL(GCODE_SEL, SEL_KPL));
1923 setidt(6, &IDTVEC(ill), SDT_SYS386TGT, SEL_KPL, GSEL(GCODE_SEL, SEL_KPL));
1924 setidt(7, &IDTVEC(dna), SDT_SYS386TGT, SEL_KPL, GSEL(GCODE_SEL, SEL_KPL));
1925 setidt(8, 0, SDT_SYSTASKGT, SEL_KPL, GSEL(GPANIC_SEL, SEL_KPL));
1926 setidt(9, &IDTVEC(fpusegm), SDT_SYS386TGT, SEL_KPL, GSEL(GCODE_SEL, SEL_KPL));
1927 setidt(10, &IDTVEC(tss), SDT_SYS386TGT, SEL_KPL, GSEL(GCODE_SEL, SEL_KPL));
1928 setidt(11, &IDTVEC(missing), SDT_SYS386TGT, SEL_KPL, GSEL(GCODE_SEL, SEL_KPL));
1929 setidt(12, &IDTVEC(stk), SDT_SYS386TGT, SEL_KPL, GSEL(GCODE_SEL, SEL_KPL));
1930 setidt(13, &IDTVEC(prot), SDT_SYS386TGT, SEL_KPL, GSEL(GCODE_SEL, SEL_KPL));
1931 setidt(14, &IDTVEC(page), SDT_SYS386IGT, SEL_KPL, GSEL(GCODE_SEL, SEL_KPL));
1932 setidt(15, &IDTVEC(rsvd0), SDT_SYS386TGT, SEL_KPL, GSEL(GCODE_SEL, SEL_KPL));
1933 setidt(16, &IDTVEC(fpu), SDT_SYS386TGT, SEL_KPL, GSEL(GCODE_SEL, SEL_KPL));
1934 setidt(17, &IDTVEC(align), SDT_SYS386TGT, SEL_KPL, GSEL(GCODE_SEL, SEL_KPL));
1935 setidt(18, &IDTVEC(mchk), SDT_SYS386TGT, SEL_KPL, GSEL(GCODE_SEL, SEL_KPL));
1936 setidt(19, &IDTVEC(xmm), SDT_SYS386TGT, SEL_KPL, GSEL(GCODE_SEL, SEL_KPL));
1937 setidt(0x80, &IDTVEC(int0x80_syscall),
1938 SDT_SYS386TGT, SEL_UPL, GSEL(GCODE_SEL, SEL_KPL));
1940 r_idt.rd_limit = sizeof(idt0) - 1;
1941 r_idt.rd_base = (int) idt;
1945 * Initialize the console before we print anything out.
1949 if (metadata_missing)
1950 kprintf("WARNING: loader(8) metadata is missing!\n");
1959 if (boothowto & RB_KDB)
1960 Debugger("Boot flags requested debugger");
1963 finishidentcpu(); /* Final stage of CPU initialization */
1964 setidt(6, &IDTVEC(ill), SDT_SYS386TGT, SEL_KPL, GSEL(GCODE_SEL, SEL_KPL));
1965 setidt(13, &IDTVEC(prot), SDT_SYS386TGT, SEL_KPL, GSEL(GCODE_SEL, SEL_KPL));
1966 initializecpu(); /* Initialize CPU registers */
1969 * make an initial tss so cpu can get interrupt stack on syscall!
1970 * The 16 bytes is to save room for a VM86 context.
1972 gd->gd_common_tss.tss_esp0 = (int) thread0.td_pcb - 16;
1973 gd->gd_common_tss.tss_ss0 = GSEL(GDATA_SEL, SEL_KPL) ;
1974 gsel_tss = GSEL(GPROC0_SEL, SEL_KPL);
1975 gd->gd_tss_gdt = &gdt[GPROC0_SEL].sd;
1976 gd->gd_common_tssd = *gd->gd_tss_gdt;
1977 gd->gd_common_tss.tss_ioopt = (sizeof gd->gd_common_tss) << 16;
1980 dblfault_tss.tss_esp = dblfault_tss.tss_esp0 = dblfault_tss.tss_esp1 =
1981 dblfault_tss.tss_esp2 = (int) &dblfault_stack[sizeof(dblfault_stack)];
1982 dblfault_tss.tss_ss = dblfault_tss.tss_ss0 = dblfault_tss.tss_ss1 =
1983 dblfault_tss.tss_ss2 = GSEL(GDATA_SEL, SEL_KPL);
1984 dblfault_tss.tss_cr3 = (int)IdlePTD;
1985 dblfault_tss.tss_eip = (int) dblfault_handler;
1986 dblfault_tss.tss_eflags = PSL_KERNEL;
1987 dblfault_tss.tss_ds = dblfault_tss.tss_es =
1988 dblfault_tss.tss_gs = GSEL(GDATA_SEL, SEL_KPL);
1989 dblfault_tss.tss_fs = GSEL(GPRIV_SEL, SEL_KPL);
1990 dblfault_tss.tss_cs = GSEL(GCODE_SEL, SEL_KPL);
1991 dblfault_tss.tss_ldt = GSEL(GLDT_SEL, SEL_KPL);
1995 init_param2(physmem);
1997 /* now running on new page tables, configured,and u/iom is accessible */
1999 /* Map the message buffer. */
2000 for (off = 0; off < round_page(MSGBUF_SIZE); off += PAGE_SIZE)
2001 pmap_kenter((vm_offset_t)msgbufp + off, avail_end + off);
2003 msgbufinit(msgbufp, MSGBUF_SIZE);
2005 /* make a call gate to reenter kernel with */
2006 gdp = &ldt[LSYS5CALLS_SEL].gd;
2008 x = (int) &IDTVEC(syscall);
2009 gdp->gd_looffset = x++;
2010 gdp->gd_selector = GSEL(GCODE_SEL,SEL_KPL);
2012 gdp->gd_type = SDT_SYS386CGT;
2013 gdp->gd_dpl = SEL_UPL;
2015 gdp->gd_hioffset = ((int) &IDTVEC(syscall)) >>16;
2017 /* XXX does this work? */
2018 ldt[LBSDICALLS_SEL] = ldt[LSYS5CALLS_SEL];
2019 ldt[LSOL26CALLS_SEL] = ldt[LSYS5CALLS_SEL];
2021 /* transfer to user mode */
2023 _ucodesel = LSEL(LUCODE_SEL, SEL_UPL);
2024 _udatasel = LSEL(LUDATA_SEL, SEL_UPL);
2026 /* setup proc 0's pcb */
2027 thread0.td_pcb->pcb_flags = 0;
2028 thread0.td_pcb->pcb_cr3 = (int)IdlePTD; /* should already be setup */
2029 thread0.td_pcb->pcb_ext = 0;
2030 proc0.p_lwp.lwp_md.md_regs = &proc0_tf;
2034 * Initialize machine-dependant portions of the global data structure.
2035 * Note that the global data area and cpu0's idlestack in the private
2036 * data space were allocated in locore.
2038 * Note: the idlethread's cpl is 0
2040 * WARNING! Called from early boot, 'mycpu' may not work yet.
2043 cpu_gdinit(struct mdglobaldata *gd, int cpu)
2046 gd->mi.gd_curthread = &gd->mi.gd_idlethread;
2048 lwkt_init_thread(&gd->mi.gd_idlethread,
2049 gd->mi.gd_prvspace->idlestack,
2050 sizeof(gd->mi.gd_prvspace->idlestack),
2051 TDF_MPSAFE, &gd->mi);
2052 lwkt_set_comm(&gd->mi.gd_idlethread, "idle_%d", cpu);
2053 gd->mi.gd_idlethread.td_switch = cpu_lwkt_switch;
2054 gd->mi.gd_idlethread.td_sp -= sizeof(void *);
2055 *(void **)gd->mi.gd_idlethread.td_sp = cpu_idle_restore;
2059 is_globaldata_space(vm_offset_t saddr, vm_offset_t eaddr)
2061 if (saddr >= (vm_offset_t)&CPU_prvspace[0] &&
2062 eaddr <= (vm_offset_t)&CPU_prvspace[MAXCPU]) {
2069 globaldata_find(int cpu)
2071 KKASSERT(cpu >= 0 && cpu < ncpus);
2072 return(&CPU_prvspace[cpu].mdglobaldata.mi);
2075 #if defined(I586_CPU) && !defined(NO_F00F_HACK)
2076 static void f00f_hack(void *unused);
2077 SYSINIT(f00f_hack, SI_SUB_INTRINSIC, SI_ORDER_FIRST, f00f_hack, NULL);
2080 f00f_hack(void *unused)
2082 struct gate_descriptor *new_idt;
2088 kprintf("Intel Pentium detected, installing workaround for F00F bug\n");
2090 r_idt.rd_limit = sizeof(idt0) - 1;
2092 tmp = kmem_alloc(kernel_map, PAGE_SIZE * 2);
2094 panic("kmem_alloc returned 0");
2095 if (((unsigned int)tmp & (PAGE_SIZE-1)) != 0)
2096 panic("kmem_alloc returned non-page-aligned memory");
2097 /* Put the first seven entries in the lower page */
2098 new_idt = (struct gate_descriptor*)(tmp + PAGE_SIZE - (7*8));
2099 bcopy(idt, new_idt, sizeof(idt0));
2100 r_idt.rd_base = (int)new_idt;
2103 if (vm_map_protect(kernel_map, tmp, tmp + PAGE_SIZE,
2104 VM_PROT_READ, FALSE) != KERN_SUCCESS)
2105 panic("vm_map_protect failed");
2108 #endif /* defined(I586_CPU) && !NO_F00F_HACK */
2111 ptrace_set_pc(struct proc *p, unsigned long addr)
2113 p->p_md.md_regs->tf_eip = addr;
2118 ptrace_single_step(struct lwp *lp)
2120 lp->lwp_md.md_regs->tf_eflags |= PSL_T;
2125 fill_regs(struct lwp *lp, struct reg *regs)
2128 struct trapframe *tp;
2130 tp = lp->lwp_md.md_regs;
2131 regs->r_fs = tp->tf_fs;
2132 regs->r_es = tp->tf_es;
2133 regs->r_ds = tp->tf_ds;
2134 regs->r_edi = tp->tf_edi;
2135 regs->r_esi = tp->tf_esi;
2136 regs->r_ebp = tp->tf_ebp;
2137 regs->r_ebx = tp->tf_ebx;
2138 regs->r_edx = tp->tf_edx;
2139 regs->r_ecx = tp->tf_ecx;
2140 regs->r_eax = tp->tf_eax;
2141 regs->r_eip = tp->tf_eip;
2142 regs->r_cs = tp->tf_cs;
2143 regs->r_eflags = tp->tf_eflags;
2144 regs->r_esp = tp->tf_esp;
2145 regs->r_ss = tp->tf_ss;
2146 pcb = lp->lwp_thread->td_pcb;
2147 regs->r_gs = pcb->pcb_gs;
2152 set_regs(struct lwp *lp, struct reg *regs)
2155 struct trapframe *tp;
2157 tp = lp->lwp_md.md_regs;
2158 if (!EFL_SECURE(regs->r_eflags, tp->tf_eflags) ||
2159 !CS_SECURE(regs->r_cs))
2161 tp->tf_fs = regs->r_fs;
2162 tp->tf_es = regs->r_es;
2163 tp->tf_ds = regs->r_ds;
2164 tp->tf_edi = regs->r_edi;
2165 tp->tf_esi = regs->r_esi;
2166 tp->tf_ebp = regs->r_ebp;
2167 tp->tf_ebx = regs->r_ebx;
2168 tp->tf_edx = regs->r_edx;
2169 tp->tf_ecx = regs->r_ecx;
2170 tp->tf_eax = regs->r_eax;
2171 tp->tf_eip = regs->r_eip;
2172 tp->tf_cs = regs->r_cs;
2173 tp->tf_eflags = regs->r_eflags;
2174 tp->tf_esp = regs->r_esp;
2175 tp->tf_ss = regs->r_ss;
2176 pcb = lp->lwp_thread->td_pcb;
2177 pcb->pcb_gs = regs->r_gs;
2181 #ifndef CPU_DISABLE_SSE
2183 fill_fpregs_xmm(struct savexmm *sv_xmm, struct save87 *sv_87)
2185 struct env87 *penv_87 = &sv_87->sv_env;
2186 struct envxmm *penv_xmm = &sv_xmm->sv_env;
2189 /* FPU control/status */
2190 penv_87->en_cw = penv_xmm->en_cw;
2191 penv_87->en_sw = penv_xmm->en_sw;
2192 penv_87->en_tw = penv_xmm->en_tw;
2193 penv_87->en_fip = penv_xmm->en_fip;
2194 penv_87->en_fcs = penv_xmm->en_fcs;
2195 penv_87->en_opcode = penv_xmm->en_opcode;
2196 penv_87->en_foo = penv_xmm->en_foo;
2197 penv_87->en_fos = penv_xmm->en_fos;
2200 for (i = 0; i < 8; ++i)
2201 sv_87->sv_ac[i] = sv_xmm->sv_fp[i].fp_acc;
2203 sv_87->sv_ex_sw = sv_xmm->sv_ex_sw;
2207 set_fpregs_xmm(struct save87 *sv_87, struct savexmm *sv_xmm)
2209 struct env87 *penv_87 = &sv_87->sv_env;
2210 struct envxmm *penv_xmm = &sv_xmm->sv_env;
2213 /* FPU control/status */
2214 penv_xmm->en_cw = penv_87->en_cw;
2215 penv_xmm->en_sw = penv_87->en_sw;
2216 penv_xmm->en_tw = penv_87->en_tw;
2217 penv_xmm->en_fip = penv_87->en_fip;
2218 penv_xmm->en_fcs = penv_87->en_fcs;
2219 penv_xmm->en_opcode = penv_87->en_opcode;
2220 penv_xmm->en_foo = penv_87->en_foo;
2221 penv_xmm->en_fos = penv_87->en_fos;
2224 for (i = 0; i < 8; ++i)
2225 sv_xmm->sv_fp[i].fp_acc = sv_87->sv_ac[i];
2227 sv_xmm->sv_ex_sw = sv_87->sv_ex_sw;
2229 #endif /* CPU_DISABLE_SSE */
2232 fill_fpregs(struct lwp *lp, struct fpreg *fpregs)
2234 #ifndef CPU_DISABLE_SSE
2236 fill_fpregs_xmm(&lp->lwp_thread->td_pcb->pcb_save.sv_xmm,
2237 (struct save87 *)fpregs);
2240 #endif /* CPU_DISABLE_SSE */
2241 bcopy(&lp->lwp_thread->td_pcb->pcb_save.sv_87, fpregs, sizeof *fpregs);
2246 set_fpregs(struct lwp *lp, struct fpreg *fpregs)
2248 #ifndef CPU_DISABLE_SSE
2250 set_fpregs_xmm((struct save87 *)fpregs,
2251 &lp->lwp_thread->td_pcb->pcb_save.sv_xmm);
2254 #endif /* CPU_DISABLE_SSE */
2255 bcopy(fpregs, &lp->lwp_thread->td_pcb->pcb_save.sv_87, sizeof *fpregs);
2260 fill_dbregs(struct lwp *lp, struct dbreg *dbregs)
2263 dbregs->dr0 = rdr0();
2264 dbregs->dr1 = rdr1();
2265 dbregs->dr2 = rdr2();
2266 dbregs->dr3 = rdr3();
2267 dbregs->dr4 = rdr4();
2268 dbregs->dr5 = rdr5();
2269 dbregs->dr6 = rdr6();
2270 dbregs->dr7 = rdr7();
2274 pcb = lp->lwp_thread->td_pcb;
2275 dbregs->dr0 = pcb->pcb_dr0;
2276 dbregs->dr1 = pcb->pcb_dr1;
2277 dbregs->dr2 = pcb->pcb_dr2;
2278 dbregs->dr3 = pcb->pcb_dr3;
2281 dbregs->dr6 = pcb->pcb_dr6;
2282 dbregs->dr7 = pcb->pcb_dr7;
2288 set_dbregs(struct lwp *lp, struct dbreg *dbregs)
2291 load_dr0(dbregs->dr0);
2292 load_dr1(dbregs->dr1);
2293 load_dr2(dbregs->dr2);
2294 load_dr3(dbregs->dr3);
2295 load_dr4(dbregs->dr4);
2296 load_dr5(dbregs->dr5);
2297 load_dr6(dbregs->dr6);
2298 load_dr7(dbregs->dr7);
2301 struct ucred *ucred;
2303 uint32_t mask1, mask2;
2306 * Don't let an illegal value for dr7 get set. Specifically,
2307 * check for undefined settings. Setting these bit patterns
2308 * result in undefined behaviour and can lead to an unexpected
2311 for (i = 0, mask1 = 0x3<<16, mask2 = 0x2<<16; i < 8;
2312 i++, mask1 <<= 2, mask2 <<= 2)
2313 if ((dbregs->dr7 & mask1) == mask2)
2316 pcb = lp->lwp_thread->td_pcb;
2317 ucred = lp->lwp_proc->p_ucred;
2320 * Don't let a process set a breakpoint that is not within the
2321 * process's address space. If a process could do this, it
2322 * could halt the system by setting a breakpoint in the kernel
2323 * (if ddb was enabled). Thus, we need to check to make sure
2324 * that no breakpoints are being enabled for addresses outside
2325 * process's address space, unless, perhaps, we were called by
2328 * XXX - what about when the watched area of the user's
2329 * address space is written into from within the kernel
2330 * ... wouldn't that still cause a breakpoint to be generated
2331 * from within kernel mode?
2334 if (suser_cred(ucred, 0) != 0) {
2335 if (dbregs->dr7 & 0x3) {
2336 /* dr0 is enabled */
2337 if (dbregs->dr0 >= VM_MAX_USER_ADDRESS)
2341 if (dbregs->dr7 & (0x3<<2)) {
2342 /* dr1 is enabled */
2343 if (dbregs->dr1 >= VM_MAX_USER_ADDRESS)
2347 if (dbregs->dr7 & (0x3<<4)) {
2348 /* dr2 is enabled */
2349 if (dbregs->dr2 >= VM_MAX_USER_ADDRESS)
2353 if (dbregs->dr7 & (0x3<<6)) {
2354 /* dr3 is enabled */
2355 if (dbregs->dr3 >= VM_MAX_USER_ADDRESS)
2360 pcb->pcb_dr0 = dbregs->dr0;
2361 pcb->pcb_dr1 = dbregs->dr1;
2362 pcb->pcb_dr2 = dbregs->dr2;
2363 pcb->pcb_dr3 = dbregs->dr3;
2364 pcb->pcb_dr6 = dbregs->dr6;
2365 pcb->pcb_dr7 = dbregs->dr7;
2367 pcb->pcb_flags |= PCB_DBREGS;
2374 * Return > 0 if a hardware breakpoint has been hit, and the
2375 * breakpoint was in user space. Return 0, otherwise.
2378 user_dbreg_trap(void)
2380 u_int32_t dr7, dr6; /* debug registers dr6 and dr7 */
2381 u_int32_t bp; /* breakpoint bits extracted from dr6 */
2382 int nbp; /* number of breakpoints that triggered */
2383 caddr_t addr[4]; /* breakpoint addresses */
2387 if ((dr7 & 0x000000ff) == 0) {
2389 * all GE and LE bits in the dr7 register are zero,
2390 * thus the trap couldn't have been caused by the
2391 * hardware debug registers
2398 bp = dr6 & 0x0000000f;
2402 * None of the breakpoint bits are set meaning this
2403 * trap was not caused by any of the debug registers
2409 * at least one of the breakpoints were hit, check to see
2410 * which ones and if any of them are user space addresses
2414 addr[nbp++] = (caddr_t)rdr0();
2417 addr[nbp++] = (caddr_t)rdr1();
2420 addr[nbp++] = (caddr_t)rdr2();
2423 addr[nbp++] = (caddr_t)rdr3();
2426 for (i=0; i<nbp; i++) {
2428 (caddr_t)VM_MAX_USER_ADDRESS) {
2430 * addr[i] is in user space
2437 * None of the breakpoints are in user space.
2445 Debugger(const char *msg)
2447 kprintf("Debugger(\"%s\") called.\n", msg);
2451 #include <sys/disklabel.h>
2454 * Determine the size of the transfer, and make sure it is
2455 * within the boundaries of the partition. Adjust transfer
2456 * if needed, and signal errors or early completion.
2458 * On success a new bio layer is pushed with the translated
2459 * block number, and returned.
2462 bounds_check_with_label(cdev_t dev, struct bio *bio,
2463 struct disklabel *lp, int wlabel)
2466 struct buf *bp = bio->bio_buf;
2467 struct partition *p = lp->d_partitions + dkpart(dev);
2468 int labelsect = lp->d_partitions[0].p_offset;
2469 int maxsz = p->p_size,
2470 sz = (bp->b_bcount + DEV_BSIZE - 1) >> DEV_BSHIFT;
2471 daddr_t blkno = (daddr_t)(bio->bio_offset >> DEV_BSHIFT);
2473 /* overwriting disk label ? */
2474 /* XXX should also protect bootstrap in first 8K */
2475 if (blkno + p->p_offset <= LABELSECTOR + labelsect &&
2476 #if LABELSECTOR != 0
2477 blkno + p->p_offset + sz > LABELSECTOR + labelsect &&
2479 bp->b_cmd != BUF_CMD_READ && wlabel == 0) {
2480 bp->b_error = EROFS;
2484 #if defined(DOSBBSECTOR) && defined(notyet)
2485 /* overwriting master boot record? */
2486 if (blkno + p->p_offset <= DOSBBSECTOR &&
2487 bp->b_cmd != BUF_CMD_READ && wlabel == 0) {
2488 bp->b_error = EROFS;
2494 * Check for out of bounds, EOF, and EOF clipping.
2496 if (bio->bio_offset < 0)
2498 if (blkno + sz > maxsz) {
2500 * Past EOF or B_BNOCLIP flag was set, the request is bad.
2502 if (blkno > maxsz || (bp->b_flags & B_BNOCLIP))
2506 * If exactly on EOF just complete the I/O with no bytes
2507 * transfered. B_INVAL must be set to throw away the
2508 * contents of the buffer. Otherwise clip b_bcount.
2510 if (blkno == maxsz) {
2511 bp->b_resid = bp->b_bcount;
2512 bp->b_flags |= B_INVAL;
2515 bp->b_bcount = (maxsz - blkno) << DEV_BSHIFT;
2517 nbio = push_bio(bio);
2518 nbio->bio_offset = bio->bio_offset + ((off_t)p->p_offset << DEV_BSHIFT);
2522 * The caller is responsible for calling biodone() on the passed bio
2523 * when we return NULL.
2526 bp->b_error = EINVAL;
2528 bp->b_resid = bp->b_bcount;
2529 bp->b_flags |= B_ERROR | B_INVAL;
2537 * Provide inb() and outb() as functions. They are normally only
2538 * available as macros calling inlined functions, thus cannot be
2539 * called inside DDB.
2541 * The actual code is stolen from <machine/cpufunc.h>, and de-inlined.
2547 /* silence compiler warnings */
2549 void outb(u_int, u_char);
2556 * We use %%dx and not %1 here because i/o is done at %dx and not at
2557 * %edx, while gcc generates inferior code (movw instead of movl)
2558 * if we tell it to load (u_short) port.
2560 __asm __volatile("inb %%dx,%0" : "=a" (data) : "d" (port));
2565 outb(u_int port, u_char data)
2569 * Use an unnecessary assignment to help gcc's register allocator.
2570 * This make a large difference for gcc-1.40 and a tiny difference
2571 * for gcc-2.6.0. For gcc-1.40, al had to be ``asm("ax")'' for
2572 * best results. gcc-2.6.0 can't handle this.
2575 __asm __volatile("outb %0,%%dx" : : "a" (al), "d" (port));
2582 #include "opt_cpu.h"
2586 * initialize all the SMP locks
2589 /* critical region when masking or unmasking interupts */
2590 struct spinlock_deprecated imen_spinlock;
2592 /* Make FAST_INTR() routines sequential */
2593 struct spinlock_deprecated fast_intr_spinlock;
2595 /* critical region for old style disable_intr/enable_intr */
2596 struct spinlock_deprecated mpintr_spinlock;
2598 /* critical region around INTR() routines */
2599 struct spinlock_deprecated intr_spinlock;
2601 /* lock region used by kernel profiling */
2602 struct spinlock_deprecated mcount_spinlock;
2604 /* locks com (tty) data/hardware accesses: a FASTINTR() */
2605 struct spinlock_deprecated com_spinlock;
2607 /* locks kernel kprintfs */
2608 struct spinlock_deprecated cons_spinlock;
2610 /* lock regions around the clock hardware */
2611 struct spinlock_deprecated clock_spinlock;
2613 /* lock around the MP rendezvous */
2614 struct spinlock_deprecated smp_rv_spinlock;
2620 * mp_lock = 0; BSP already owns the MP lock
2623 * Get the initial mp_lock with a count of 1 for the BSP.
2624 * This uses a LOGICAL cpu ID, ie BSP == 0.
2627 cpu_get_initial_mplock();
2630 spin_lock_init(&mcount_spinlock);
2631 spin_lock_init(&fast_intr_spinlock);
2632 spin_lock_init(&intr_spinlock);
2633 spin_lock_init(&mpintr_spinlock);
2634 spin_lock_init(&imen_spinlock);
2635 spin_lock_init(&smp_rv_spinlock);
2636 spin_lock_init(&com_spinlock);
2637 spin_lock_init(&clock_spinlock);
2638 spin_lock_init(&cons_spinlock);
2640 /* our token pool needs to work early */
2641 lwkt_token_pool_init();