2 * Copyright (c) 2006-2007 Broadcom Corporation
3 * David Christensen <davidch@broadcom.com>. All rights reserved.
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions
8 * 1. Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * 2. Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 * 3. Neither the name of Broadcom Corporation nor the name of its contributors
14 * may be used to endorse or promote products derived from this software
15 * without specific prior written consent.
17 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS'
18 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
19 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
20 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS
21 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
22 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
23 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
24 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
25 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
26 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
27 * THE POSSIBILITY OF SUCH DAMAGE.
29 * $FreeBSD: src/sys/dev/bce/if_bcereg.h,v 1.13 2007/05/16 23:34:11 davidch Exp $
30 * $DragonFly: src/sys/dev/netif/bce/if_bcereg.h,v 1.3 2008/06/15 05:14:41 sephe Exp $
33 #ifndef _BCE_H_DEFINED
34 #define _BCE_H_DEFINED
36 /****************************************************************************/
37 /* Debugging macros and definitions. */
38 /****************************************************************************/
41 #define BCE_CP_LOAD 0x00000001
42 #define BCE_CP_SEND 0x00000002
43 #define BCE_CP_RECV 0x00000004
44 #define BCE_CP_INTR 0x00000008
45 #define BCE_CP_UNLOAD 0x00000010
46 #define BCE_CP_RESET 0x00000020
47 #define BCE_CP_ALL 0x00FFFFFF
49 #define BCE_CP_MASK 0x00FFFFFF
51 #define BCE_LEVEL_FATAL 0x00000000
52 #define BCE_LEVEL_WARN 0x01000000
53 #define BCE_LEVEL_INFO 0x02000000
54 #define BCE_LEVEL_VERBOSE 0x03000000
55 #define BCE_LEVEL_EXCESSIVE 0x04000000
57 #define BCE_LEVEL_MASK 0xFF000000
59 #define BCE_WARN_LOAD (BCE_CP_LOAD | BCE_LEVEL_WARN)
60 #define BCE_INFO_LOAD (BCE_CP_LOAD | BCE_LEVEL_INFO)
61 #define BCE_VERBOSE_LOAD (BCE_CP_LOAD | BCE_LEVEL_VERBOSE)
62 #define BCE_EXCESSIVE_LOAD (BCE_CP_LOAD | BCE_LEVEL_EXCESSIVE)
64 #define BCE_WARN_SEND (BCE_CP_SEND | BCE_LEVEL_WARN)
65 #define BCE_INFO_SEND (BCE_CP_SEND | BCE_LEVEL_INFO)
66 #define BCE_VERBOSE_SEND (BCE_CP_SEND | BCE_LEVEL_VERBOSE)
67 #define BCE_EXCESSIVE_SEND (BCE_CP_SEND | BCE_LEVEL_EXCESSIVE)
69 #define BCE_WARN_RECV (BCE_CP_RECV | BCE_LEVEL_WARN)
70 #define BCE_INFO_RECV (BCE_CP_RECV | BCE_LEVEL_INFO)
71 #define BCE_VERBOSE_RECV (BCE_CP_RECV | BCE_LEVEL_VERBOSE)
72 #define BCE_EXCESSIVE_RECV (BCE_CP_RECV | BCE_LEVEL_EXCESSIVE)
74 #define BCE_WARN_INTR (BCE_CP_INTR | BCE_LEVEL_WARN)
75 #define BCE_INFO_INTR (BCE_CP_INTR | BCE_LEVEL_INFO)
76 #define BCE_VERBOSE_INTR (BCE_CP_INTR | BCE_LEVEL_VERBOSE)
77 #define BCE_EXCESSIVE_INTR (BCE_CP_INTR | BCE_LEVEL_EXCESSIVE)
79 #define BCE_WARN_UNLOAD (BCE_CP_UNLOAD | BCE_LEVEL_WARN)
80 #define BCE_INFO_UNLOAD (BCE_CP_UNLOAD | BCE_LEVEL_INFO)
81 #define BCE_VERBOSE_UNLOAD (BCE_CP_UNLOAD | BCE_LEVEL_VERBOSE)
82 #define BCE_EXCESSIVE_UNLOAD (BCE_CP_UNLOAD | BCE_LEVEL_EXCESSIVE)
84 #define BCE_WARN_RESET (BCE_CP_RESET | BCE_LEVEL_WARN)
85 #define BCE_INFO_RESET (BCE_CP_RESET | BCE_LEVEL_INFO)
86 #define BCE_VERBOSE_RESET (BCE_CP_RESET | BCE_LEVEL_VERBOSE)
87 #define BCE_EXCESSIVE_RESET (BCE_CP_RESET | BCE_LEVEL_EXCESSIVE)
89 #define BCE_FATAL (BCE_CP_ALL | BCE_LEVEL_FATAL)
90 #define BCE_WARN (BCE_CP_ALL | BCE_LEVEL_WARN)
91 #define BCE_INFO (BCE_CP_ALL | BCE_LEVEL_INFO)
92 #define BCE_VERBOSE (BCE_CP_ALL | BCE_LEVEL_VERBOSE)
93 #define BCE_EXCESSIVE (BCE_CP_ALL | BCE_LEVEL_EXCESSIVE)
95 #define BCE_CODE_PATH(cp) ((cp & BCE_CP_MASK) & bce_debug)
96 #define BCE_MSG_LEVEL(lv) \
97 ((lv & BCE_LEVEL_MASK) <= (bce_debug & BCE_LEVEL_MASK))
98 #define BCE_LOG_MSG(m) (BCE_CODE_PATH(m) && BCE_MSG_LEVEL(m))
100 /* Print a message based on the logging level and code path. */
101 #define DBPRINT(sc, level, format, args...) \
103 if (BCE_LOG_MSG(level)) \
104 if_printf(&sc->arpcom.ac_if, format, ## args); \
107 /* Runs a particular command based on the logging level and code path. */
108 #define DBRUN(m, args...) \
110 if (BCE_LOG_MSG(m)) { \
115 /* Runs a particular command based on the logging level. */
116 #define DBRUNLV(level, args...) \
118 if (BCE_MSG_LEVEL(level)) { \
123 /* Runs a particular command based on the code path. */
124 #define DBRUNCP(cp, args...) \
126 if (BCE_CODE_PATH(cp)) { \
131 /* Runs a particular command based on a condition. */
132 #define DBRUNIF(cond, args...) \
139 /* Returns FALSE in "defects" per 2^31 - 1 calls, otherwise returns TRUE. */
140 #define DB_RANDOMFALSE(defects) (krandom() > defects)
141 #define DB_OR_RANDOMFALSE(defects) || (krandom() > defects)
142 #define DB_AND_RANDOMFALSE(defects) && (krandom() > ddfects)
144 /* Returns TRUE in "defects" per 2^31 - 1 calls, otherwise returns FALSE. */
145 #define DB_RANDOMTRUE(defects) (krandom() < defects)
146 #define DB_OR_RANDOMTRUE(defects) || (krandom() < defects)
147 #define DB_AND_RANDOMTRUE(defects) && (krandom() < defects)
149 #else /* !BCE_DEBUG */
151 #define DBPRINT(level, format, args...)
152 #define DBRUN(m, args...)
153 #define DBRUNLV(level, args...)
154 #define DBRUNCP(cp, args...)
155 #define DBRUNIF(cond, args...)
156 #define DB_RANDOMFALSE(defects)
157 #define DB_OR_RANDOMFALSE(percent)
158 #define DB_AND_RANDOMFALSE(percent)
159 #define DB_RANDOMTRUE(defects)
160 #define DB_OR_RANDOMTRUE(percent)
161 #define DB_AND_RANDOMTRUE(percent)
163 #endif /* BCE_DEBUG */
166 /****************************************************************************/
167 /* Device identification definitions. */
168 /****************************************************************************/
169 #define BRCM_VENDORID 0x14E4
170 #define BRCM_DEVICEID_BCM5706 0x164A
171 #define BRCM_DEVICEID_BCM5706S 0x16AA
172 #define BRCM_DEVICEID_BCM5708 0x164C
173 #define BRCM_DEVICEID_BCM5708S 0x16AC
174 #define BRCM_DEVICEID_BCM5709 0x1639
175 #define BRCM_DEVICEID_BCM5709S 0x163A
176 #define BRCM_DEVICEID_BCM5716 0x163B
178 #define HP_VENDORID 0x103C
180 #define PCI_ANY_ID (uint16_t) (~0U)
182 /* chip num:16-31, rev:12-15, metal:4-11, bond_id:0-3 */
184 #define BCE_CHIP_NUM(sc) (((sc)->bce_chipid) & 0xffff0000)
185 #define BCE_CHIP_NUM_5706 0x57060000
186 #define BCE_CHIP_NUM_5708 0x57080000
187 #define BCE_CHIP_NUM_5709 0x57090000
188 #define BCE_CHIP_NUM_5716 0x57160000
190 #define BCE_CHIP_REV(sc) (((sc)->bce_chipid) & 0x0000f000)
191 #define BCE_CHIP_REV_Ax 0x00000000
192 #define BCE_CHIP_REV_Bx 0x00001000
193 #define BCE_CHIP_REV_Cx 0x00002000
195 #define BCE_CHIP_METAL(sc) (((sc)->bce_chipid) & 0x00000ff0)
196 #define BCE_CHIP_BOND(bp) (((sc)->bce_chipid) & 0x0000000f)
198 #define BCE_CHIP_ID(sc) (((sc)->bce_chipid) & 0xfffffff0)
199 #define BCE_CHIP_ID_5706_A0 0x57060000
200 #define BCE_CHIP_ID_5706_A1 0x57060010
201 #define BCE_CHIP_ID_5706_A2 0x57060020
202 #define BCE_CHIP_ID_5706_A3 0x57060030
203 #define BCE_CHIP_ID_5708_A0 0x57080000
204 #define BCE_CHIP_ID_5708_B0 0x57081000
205 #define BCE_CHIP_ID_5708_B1 0x57081010
206 #define BCE_CHIP_ID_5708_B2 0x57081020
207 #define BCE_CHIP_ID_5709_A0 0x57090000
208 #define BCE_CHIP_ID_5709_A1 0x57090010
209 #define BCE_CHIP_ID_5709_B0 0x57091000
210 #define BCE_CHIP_ID_5709_B1 0x57091010
211 #define BCE_CHIP_ID_5709_B2 0x57091020
212 #define BCE_CHIP_ID_5709_C0 0x57092000
213 #define BCE_CHIP_ID_5716_C0 0x57162000
215 #define BCE_CHIP_BOND_ID(sc) (((sc)->bce_chipid) & 0xf)
217 /* A serdes chip will have the first bit of the bond id set. */
218 #define BCE_CHIP_BOND_ID_SERDES_BIT 0x01
222 #define BCE_ASICREV(x) ((x) >> 28)
223 #define BCE_ASICREV_BCM5700 0x06
226 #define BCE_CHIPREV(x) ((x) >> 24)
227 #define BCE_CHIPREV_5700_AX 0x70
228 #define BCE_CHIPREV_5700_BX 0x71
229 #define BCE_CHIPREV_5700_CX 0x72
230 #define BCE_CHIPREV_5701_AX 0x00
237 const char *bce_name;
240 /****************************************************************************/
242 /****************************************************************************/
244 /* Buffered flash (Atmel: AT45DB011B) specific information */
245 #define SEEPROM_PAGE_BITS 2
246 #define SEEPROM_PHY_PAGE_SIZE (1 << SEEPROM_PAGE_BITS)
247 #define SEEPROM_BYTE_ADDR_MASK (SEEPROM_PHY_PAGE_SIZE-1)
248 #define SEEPROM_PAGE_SIZE 4
249 #define SEEPROM_TOTAL_SIZE 65536
251 #define BUFFERED_FLASH_PAGE_BITS 9
252 #define BUFFERED_FLASH_PHY_PAGE_SIZE (1 << BUFFERED_FLASH_PAGE_BITS)
253 #define BUFFERED_FLASH_BYTE_ADDR_MASK (BUFFERED_FLASH_PHY_PAGE_SIZE-1)
254 #define BUFFERED_FLASH_PAGE_SIZE 264
255 #define BUFFERED_FLASH_TOTAL_SIZE 0x21000
257 #define SAIFUN_FLASH_PAGE_BITS 8
258 #define SAIFUN_FLASH_PHY_PAGE_SIZE (1 << SAIFUN_FLASH_PAGE_BITS)
259 #define SAIFUN_FLASH_BYTE_ADDR_MASK (SAIFUN_FLASH_PHY_PAGE_SIZE-1)
260 #define SAIFUN_FLASH_PAGE_SIZE 256
261 #define SAIFUN_FLASH_BASE_TOTAL_SIZE 65536
263 #define ST_MICRO_FLASH_PAGE_BITS 8
264 #define ST_MICRO_FLASH_PHY_PAGE_SIZE (1 << ST_MICRO_FLASH_PAGE_BITS)
265 #define ST_MICRO_FLASH_BYTE_ADDR_MASK (ST_MICRO_FLASH_PHY_PAGE_SIZE-1)
266 #define ST_MICRO_FLASH_PAGE_SIZE 256
267 #define ST_MICRO_FLASH_BASE_TOTAL_SIZE 65536
269 #define BCM5709_FLASH_PAGE_BITS 8
270 #define BCM5709_FLASH_PHY_PAGE_SIZE (1 << BCM5709_FLASH_PAGE_BITS)
271 #define BCM5709_FLASH_BYTE_ADDR_MASK (BCM5709_FLASH_PHY_PAGE_SIZE-1)
272 #define BCM5709_FLASH_PAGE_SIZE 256
274 #define NVRAM_TIMEOUT_COUNT 30000
275 #define BCE_FLASHDESC_MAX 64
277 #define FLASH_STRAP_MASK (BCE_NVM_CFG1_FLASH_MODE | \
278 BCE_NVM_CFG1_BUFFER_MODE | \
279 BCE_NVM_CFG1_PROTECT_MODE | \
280 BCE_NVM_CFG1_FLASH_SIZE)
282 #define FLASH_BACKUP_STRAP_MASK (0xf << 26)
290 #define BCE_NV_BUFFERED 0x00000001
291 #define BCE_NV_TRANSLATE 0x00000002
292 #define BCE_NV_WREN 0x00000004
302 /****************************************************************************/
303 /* Shared Memory layout */
304 /* The BCE bootcode will initialize this data area with port configurtion */
305 /* information which can be accessed by the driver. */
306 /****************************************************************************/
309 * This value (in milliseconds) determines the frequency of the driver
310 * issuing the PULSE message code. The firmware monitors this periodic
311 * pulse to determine when to switch to an OS-absent mode.
313 #define DRV_PULSE_PERIOD_MS 250
316 * This value (in milliseconds) determines how long the driver should
317 * wait for an acknowledgement from the firmware before timing out. Once
318 * the firmware has timed out, the driver will assume there is no firmware
319 * running and there won't be any firmware-driver synchronization during a
322 #define FW_ACK_TIME_OUT_MS 1000
325 #define BCE_DRV_RESET_SIGNATURE 0x00000000
326 #define BCE_DRV_RESET_SIGNATURE_MAGIC 0x4841564b /* HAVK */
328 #define BCE_DRV_MB 0x00000004
329 #define BCE_DRV_MSG_CODE 0xff000000
330 #define BCE_DRV_MSG_CODE_RESET 0x01000000
331 #define BCE_DRV_MSG_CODE_UNLOAD 0x02000000
332 #define BCE_DRV_MSG_CODE_SHUTDOWN 0x03000000
333 #define BCE_DRV_MSG_CODE_SUSPEND_WOL 0x04000000
334 #define BCE_DRV_MSG_CODE_FW_TIMEOUT 0x05000000
335 #define BCE_DRV_MSG_CODE_PULSE 0x06000000
336 #define BCE_DRV_MSG_CODE_DIAG 0x07000000
337 #define BCE_DRV_MSG_CODE_SUSPEND_NO_WOL 0x09000000
338 #define BCE_DRV_MSG_CODE_UNLOAD_LNK_DN 0x0b000000
340 #define BCE_DRV_MSG_DATA 0x00ff0000
341 #define BCE_DRV_MSG_DATA_WAIT0 0x00010000
342 #define BCE_DRV_MSG_DATA_WAIT1 0x00020000
343 #define BCE_DRV_MSG_DATA_WAIT2 0x00030000
344 #define BCE_DRV_MSG_DATA_WAIT3 0x00040000
346 #define BCE_DRV_MSG_SEQ 0x0000ffff
348 #define BCE_FW_MB 0x00000008
349 #define BCE_FW_MSG_ACK 0x0000ffff
350 #define BCE_FW_MSG_STATUS_MASK 0x00ff0000
351 #define BCE_FW_MSG_STATUS_OK 0x00000000
352 #define BCE_FW_MSG_STATUS_FAILURE 0x00ff0000
354 #define BCE_LINK_STATUS 0x0000000c
355 #define BCE_LINK_STATUS_INIT_VALUE 0xffffffff
356 #define BCE_LINK_STATUS_LINK_UP 0x1
357 #define BCE_LINK_STATUS_LINK_DOWN 0x0
358 #define BCE_LINK_STATUS_SPEED_MASK 0x1e
359 #define BCE_LINK_STATUS_AN_INCOMPLETE (0<<1)
360 #define BCE_LINK_STATUS_10HALF (1<<1)
361 #define BCE_LINK_STATUS_10FULL (2<<1)
362 #define BCE_LINK_STATUS_100HALF (3<<1)
363 #define BCE_LINK_STATUS_100BASE_T4 (4<<1)
364 #define BCE_LINK_STATUS_100FULL (5<<1)
365 #define BCE_LINK_STATUS_1000HALF (6<<1)
366 #define BCE_LINK_STATUS_1000FULL (7<<1)
367 #define BCE_LINK_STATUS_2500HALF (8<<1)
368 #define BCE_LINK_STATUS_2500FULL (9<<1)
369 #define BCE_LINK_STATUS_AN_ENABLED (1<<5)
370 #define BCE_LINK_STATUS_AN_COMPLETE (1<<6)
371 #define BCE_LINK_STATUS_PARALLEL_DET (1<<7)
372 #define BCE_LINK_STATUS_RESERVED (1<<8)
373 #define BCE_LINK_STATUS_PARTNER_AD_1000FULL (1<<9)
374 #define BCE_LINK_STATUS_PARTNER_AD_1000HALF (1<<10)
375 #define BCE_LINK_STATUS_PARTNER_AD_100BT4 (1<<11)
376 #define BCE_LINK_STATUS_PARTNER_AD_100FULL (1<<12)
377 #define BCE_LINK_STATUS_PARTNER_AD_100HALF (1<<13)
378 #define BCE_LINK_STATUS_PARTNER_AD_10FULL (1<<14)
379 #define BCE_LINK_STATUS_PARTNER_AD_10HALF (1<<15)
380 #define BCE_LINK_STATUS_TX_FC_ENABLED (1<<16)
381 #define BCE_LINK_STATUS_RX_FC_ENABLED (1<<17)
382 #define BCE_LINK_STATUS_PARTNER_SYM_PAUSE_CAP (1<<18)
383 #define BCE_LINK_STATUS_PARTNER_ASYM_PAUSE_CAP (1<<19)
384 #define BCE_LINK_STATUS_SERDES_LINK (1<<20)
385 #define BCE_LINK_STATUS_PARTNER_AD_2500FULL (1<<21)
386 #define BCE_LINK_STATUS_PARTNER_AD_2500HALF (1<<22)
388 #define BCE_DRV_PULSE_MB 0x00000010
389 #define BCE_DRV_PULSE_SEQ_MASK 0x00007fff
391 /* Indicate to the firmware not to go into the
392 * OS absent when it is not getting driver pulse.
393 * This is used for debugging. */
394 #define BCE_DRV_MSG_DATA_PULSE_CODE_ALWAYS_ALIVE 0x00080000
396 #define BCE_DEV_INFO_SIGNATURE 0x00000020
397 #define BCE_DEV_INFO_SIGNATURE_MAGIC 0x44564900
398 #define BCE_DEV_INFO_SIGNATURE_MAGIC_MASK 0xffffff00
399 #define BCE_DEV_INFO_FEATURE_CFG_VALID 0x01
400 #define BCE_DEV_INFO_SECONDARY_PORT 0x80
401 #define BCE_DEV_INFO_DRV_ALWAYS_ALIVE 0x40
403 #define BCE_SHARED_HW_CFG_PART_NUM 0x00000024
405 #define BCE_SHARED_HW_CFG_POWER_DISSIPATED 0x00000034
406 #define BCE_SHARED_HW_CFG_POWER_STATE_D3_MASK 0xff000000
407 #define BCE_SHARED_HW_CFG_POWER_STATE_D2_MASK 0xff0000
408 #define BCE_SHARED_HW_CFG_POWER_STATE_D1_MASK 0xff00
409 #define BCE_SHARED_HW_CFG_POWER_STATE_D0_MASK 0xff
411 #define BCE_SHARED_HW_CFG_POWER_CONSUMED 0x00000038
412 #define BCE_SHARED_HW_CFG_CONFIG 0x0000003c
413 #define BCE_SHARED_HW_CFG_DESIGN_NIC 0
414 #define BCE_SHARED_HW_CFG_DESIGN_LOM 0x1
415 #define BCE_SHARED_HW_CFG_PHY_COPPER 0
416 #define BCE_SHARED_HW_CFG_PHY_FIBER 0x2
417 #define BCE_SHARED_HW_CFG_PHY_2_5G 0x20
418 #define BCE_SHARED_HW_CFG_PHY_BACKPLANE 0x40
419 #define BCE_SHARED_HW_CFG_LED_MODE_SHIFT_BITS 8
420 #define BCE_SHARED_HW_CFG_LED_MODE_MASK 0x300
421 #define BCE_SHARED_HW_CFG_LED_MODE_MAC 0
422 #define BCE_SHARED_HW_CFG_LED_MODE_GPHY1 0x100
423 #define BCE_SHARED_HW_CFG_LED_MODE_GPHY2 0x200
425 #define BCE_SHARED_HW_CFG_CONFIG2 0x00000040
426 #define BCE_SHARED_HW_CFG2_NVM_SIZE_MASK 0x00fff000
428 #define BCE_DEV_INFO_BC_REV 0x0000004c
430 #define BCE_PORT_HW_CFG_MAC_UPPER 0x00000050
431 #define BCE_PORT_HW_CFG_UPPERMAC_MASK 0xffff
433 #define BCE_PORT_HW_CFG_MAC_LOWER 0x00000054
434 #define BCE_PORT_HW_CFG_CONFIG 0x00000058
435 #define BCE_PORT_HW_CFG_CFG_TXCTL3_MASK 0x0000ffff
436 #define BCE_PORT_HW_CFG_CFG_DFLT_LINK_MASK 0x001f0000
437 #define BCE_PORT_HW_CFG_CFG_DFLT_LINK_AN 0x00000000
438 #define BCE_PORT_HW_CFG_CFG_DFLT_LINK_1G 0x00030000
439 #define BCE_PORT_HW_CFG_CFG_DFLT_LINK_2_5G 0x00040000
441 #define BCE_PORT_HW_CFG_IMD_MAC_A_UPPER 0x00000068
442 #define BCE_PORT_HW_CFG_IMD_MAC_A_LOWER 0x0000006c
443 #define BCE_PORT_HW_CFG_IMD_MAC_B_UPPER 0x00000070
444 #define BCE_PORT_HW_CFG_IMD_MAC_B_LOWER 0x00000074
445 #define BCE_PORT_HW_CFG_ISCSI_MAC_UPPER 0x00000078
446 #define BCE_PORT_HW_CFG_ISCSI_MAC_LOWER 0x0000007c
448 #define BCE_DEV_INFO_PER_PORT_HW_CONFIG2 0x000000b4
450 #define BCE_DEV_INFO_FORMAT_REV 0x000000c4
451 #define BCE_DEV_INFO_FORMAT_REV_MASK 0xff000000
452 #define BCE_DEV_INFO_FORMAT_REV_ID ('A' << 24)
454 #define BCE_SHARED_FEATURE 0x000000c8
455 #define BCE_SHARED_FEATURE_MASK 0xffffffff
457 #define BCE_PORT_FEATURE 0x000000d8
458 #define BCE_PORT2_FEATURE 0x00000014c
459 #define BCE_PORT_FEATURE_WOL_ENABLED 0x01000000
460 #define BCE_PORT_FEATURE_MBA_ENABLED 0x02000000
461 #define BCE_PORT_FEATURE_ASF_ENABLED 0x04000000
462 #define BCE_PORT_FEATURE_IMD_ENABLED 0x08000000
463 #define BCE_PORT_FEATURE_BAR1_SIZE_MASK 0xf
464 #define BCE_PORT_FEATURE_BAR1_SIZE_DISABLED 0x0
465 #define BCE_PORT_FEATURE_BAR1_SIZE_64K 0x1
466 #define BCE_PORT_FEATURE_BAR1_SIZE_128K 0x2
467 #define BCE_PORT_FEATURE_BAR1_SIZE_256K 0x3
468 #define BCE_PORT_FEATURE_BAR1_SIZE_512K 0x4
469 #define BCE_PORT_FEATURE_BAR1_SIZE_1M 0x5
470 #define BCE_PORT_FEATURE_BAR1_SIZE_2M 0x6
471 #define BCE_PORT_FEATURE_BAR1_SIZE_4M 0x7
472 #define BCE_PORT_FEATURE_BAR1_SIZE_8M 0x8
473 #define BCE_PORT_FEATURE_BAR1_SIZE_16M 0x9
474 #define BCE_PORT_FEATURE_BAR1_SIZE_32M 0xa
475 #define BCE_PORT_FEATURE_BAR1_SIZE_64M 0xb
476 #define BCE_PORT_FEATURE_BAR1_SIZE_128M 0xc
477 #define BCE_PORT_FEATURE_BAR1_SIZE_256M 0xd
478 #define BCE_PORT_FEATURE_BAR1_SIZE_512M 0xe
479 #define BCE_PORT_FEATURE_BAR1_SIZE_1G 0xf
481 #define BCE_PORT_FEATURE_WOL 0xdc
482 #define BCE_PORT2_FEATURE_WOL 0x150
483 #define BCE_PORT_FEATURE_WOL_DEFAULT_SHIFT_BITS 4
484 #define BCE_PORT_FEATURE_WOL_DEFAULT_MASK 0x30
485 #define BCE_PORT_FEATURE_WOL_DEFAULT_DISABLE 0
486 #define BCE_PORT_FEATURE_WOL_DEFAULT_MAGIC 0x10
487 #define BCE_PORT_FEATURE_WOL_DEFAULT_ACPI 0x20
488 #define BCE_PORT_FEATURE_WOL_DEFAULT_MAGIC_AND_ACPI 0x30
489 #define BCE_PORT_FEATURE_WOL_LINK_SPEED_MASK 0xf
490 #define BCE_PORT_FEATURE_WOL_LINK_SPEED_AUTONEG 0
491 #define BCE_PORT_FEATURE_WOL_LINK_SPEED_10HALF 1
492 #define BCE_PORT_FEATURE_WOL_LINK_SPEED_10FULL 2
493 #define BCE_PORT_FEATURE_WOL_LINK_SPEED_100HALF 3
494 #define BCE_PORT_FEATURE_WOL_LINK_SPEED_100FULL 4
495 #define BCE_PORT_FEATURE_WOL_LINK_SPEED_1000HALF 5
496 #define BCE_PORT_FEATURE_WOL_LINK_SPEED_1000FULL 6
497 #define BCE_PORT_FEATURE_WOL_AUTONEG_ADVERTISE_1000 0x40
498 #define BCE_PORT_FEATURE_WOL_RESERVED_PAUSE_CAP 0x400
499 #define BCE_PORT_FEATURE_WOL_RESERVED_ASYM_PAUSE_CAP 0x800
501 #define BCE_PORT_FEATURE_MBA 0xe0
502 #define BCE_PORT2_FEATURE_MBA 0x154
503 #define BCE_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_SHIFT_BITS 0
504 #define BCE_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_MASK 0x3
505 #define BCE_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_PXE 0
506 #define BCE_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_RPL 1
507 #define BCE_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_BOOTP 2
508 #define BCE_PORT_FEATURE_MBA_LINK_SPEED_SHIFT_BITS 2
509 #define BCE_PORT_FEATURE_MBA_LINK_SPEED_MASK 0x3c
510 #define BCE_PORT_FEATURE_MBA_LINK_SPEED_AUTONEG 0
511 #define BCE_PORT_FEATURE_MBA_LINK_SPEED_10HALF 0x4
512 #define BCE_PORT_FEATURE_MBA_LINK_SPEED_10FULL 0x8
513 #define BCE_PORT_FEATURE_MBA_LINK_SPEED_100HALF 0xc
514 #define BCE_PORT_FEATURE_MBA_LINK_SPEED_100FULL 0x10
515 #define BCE_PORT_FEATURE_MBA_LINK_SPEED_1000HALF 0x14
516 #define BCE_PORT_FEATURE_MBA_LINK_SPEED_1000FULL 0x18
517 #define BCE_PORT_FEATURE_MBA_SETUP_PROMPT_ENABLE 0x40
518 #define BCE_PORT_FEATURE_MBA_HOTKEY_CTRL_S 0
519 #define BCE_PORT_FEATURE_MBA_HOTKEY_CTRL_B 0x80
520 #define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_SHIFT_BITS 8
521 #define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_MASK 0xff00
522 #define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_DISABLED 0
523 #define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_1K 0x100
524 #define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_2K 0x200
525 #define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_4K 0x300
526 #define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_8K 0x400
527 #define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_16K 0x500
528 #define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_32K 0x600
529 #define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_64K 0x700
530 #define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_128K 0x800
531 #define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_256K 0x900
532 #define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_512K 0xa00
533 #define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_1M 0xb00
534 #define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_2M 0xc00
535 #define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_4M 0xd00
536 #define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_8M 0xe00
537 #define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_16M 0xf00
538 #define BCE_PORT_FEATURE_MBA_MSG_TIMEOUT_SHIFT_BITS 16
539 #define BCE_PORT_FEATURE_MBA_MSG_TIMEOUT_MASK 0xf0000
540 #define BCE_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_SHIFT_BITS 20
541 #define BCE_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_MASK 0x300000
542 #define BCE_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_AUTO 0
543 #define BCE_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_BBS 0x100000
544 #define BCE_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT18H 0x200000
545 #define BCE_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT19H 0x300000
547 #define BCE_PORT_FEATURE_IMD 0xe4
548 #define BCE_PORT2_FEATURE_IMD 0x158
549 #define BCE_PORT_FEATURE_IMD_LINK_OVERRIDE_DEFAULT 0
550 #define BCE_PORT_FEATURE_IMD_LINK_OVERRIDE_ENABLE 1
552 #define BCE_PORT_FEATURE_VLAN 0xe8
553 #define BCE_PORT2_FEATURE_VLAN 0x15c
554 #define BCE_PORT_FEATURE_MBA_VLAN_TAG_MASK 0xffff
555 #define BCE_PORT_FEATURE_MBA_VLAN_ENABLE 0x10000
557 #define BCE_BC_STATE_RESET_TYPE 0x000001c0
558 #define BCE_BC_STATE_RESET_TYPE_SIG 0x00005254
559 #define BCE_BC_STATE_RESET_TYPE_SIG_MASK 0x0000ffff
560 #define BCE_BC_STATE_RESET_TYPE_NONE (BCE_BC_STATE_RESET_TYPE_SIG | \
562 #define BCE_BC_STATE_RESET_TYPE_PCI (BCE_BC_STATE_RESET_TYPE_SIG | \
564 #define BCE_BC_STATE_RESET_TYPE_VAUX (BCE_BC_STATE_RESET_TYPE_SIG | \
566 #define BCE_BC_STATE_RESET_TYPE_DRV_MASK DRV_MSG_CODE
567 #define BCE_BC_STATE_RESET_TYPE_DRV_RESET (BCE_BC_STATE_RESET_TYPE_SIG | \
569 #define BCE_BC_STATE_RESET_TYPE_DRV_UNLOAD (BCE_BC_STATE_RESET_TYPE_SIG | \
571 #define BCE_BC_STATE_RESET_TYPE_DRV_SHUTDOWN (BCE_BC_STATE_RESET_TYPE_SIG | \
572 DRV_MSG_CODE_SHUTDOWN)
573 #define BCE_BC_STATE_RESET_TYPE_DRV_WOL (BCE_BC_STATE_RESET_TYPE_SIG | \
575 #define BCE_BC_STATE_RESET_TYPE_DRV_DIAG (BCE_BC_STATE_RESET_TYPE_SIG | \
577 #define BCE_BC_STATE_RESET_TYPE_VALUE(msg) (BCE_BC_STATE_RESET_TYPE_SIG | \
580 #define BCE_BC_STATE 0x000001c4
581 #define BCE_BC_STATE_ERR_MASK 0x0000ff00
582 #define BCE_BC_STATE_SIGN 0x42530000
583 #define BCE_BC_STATE_SIGN_MASK 0xffff0000
584 #define BCE_BC_STATE_BC1_START (BCE_BC_STATE_SIGN | 0x1)
585 #define BCE_BC_STATE_GET_NVM_CFG1 (BCE_BC_STATE_SIGN | 0x2)
586 #define BCE_BC_STATE_PROG_BAR (BCE_BC_STATE_SIGN | 0x3)
587 #define BCE_BC_STATE_INIT_VID (BCE_BC_STATE_SIGN | 0x4)
588 #define BCE_BC_STATE_GET_NVM_CFG2 (BCE_BC_STATE_SIGN | 0x5)
589 #define BCE_BC_STATE_APPLY_WKARND (BCE_BC_STATE_SIGN | 0x6)
590 #define BCE_BC_STATE_LOAD_BC2 (BCE_BC_STATE_SIGN | 0x7)
591 #define BCE_BC_STATE_GOING_BC2 (BCE_BC_STATE_SIGN | 0x8)
592 #define BCE_BC_STATE_GOING_DIAG (BCE_BC_STATE_SIGN | 0x9)
593 #define BCE_BC_STATE_RT_FINAL_INIT (BCE_BC_STATE_SIGN | 0x81)
594 #define BCE_BC_STATE_RT_WKARND (BCE_BC_STATE_SIGN | 0x82)
595 #define BCE_BC_STATE_RT_DRV_PULSE (BCE_BC_STATE_SIGN | 0x83)
596 #define BCE_BC_STATE_RT_FIOEVTS (BCE_BC_STATE_SIGN | 0x84)
597 #define BCE_BC_STATE_RT_DRV_CMD (BCE_BC_STATE_SIGN | 0x85)
598 #define BCE_BC_STATE_RT_LOW_POWER (BCE_BC_STATE_SIGN | 0x86)
599 #define BCE_BC_STATE_RT_SET_WOL (BCE_BC_STATE_SIGN | 0x87)
600 #define BCE_BC_STATE_RT_OTHER_FW (BCE_BC_STATE_SIGN | 0x88)
601 #define BCE_BC_STATE_RT_GOING_D3 (BCE_BC_STATE_SIGN | 0x89)
602 #define BCE_BC_STATE_ERR_BAD_VERSION (BCE_BC_STATE_SIGN | 0x0100)
603 #define BCE_BC_STATE_ERR_BAD_BC2_CRC (BCE_BC_STATE_SIGN | 0x0200)
604 #define BCE_BC_STATE_ERR_BC1_LOOP (BCE_BC_STATE_SIGN | 0x0300)
605 #define BCE_BC_STATE_ERR_UNKNOWN_CMD (BCE_BC_STATE_SIGN | 0x0400)
606 #define BCE_BC_STATE_ERR_DRV_DEAD (BCE_BC_STATE_SIGN | 0x0500)
607 #define BCE_BC_STATE_ERR_NO_RXP (BCE_BC_STATE_SIGN | 0x0600)
608 #define BCE_BC_STATE_ERR_TOO_MANY_RBUF (BCE_BC_STATE_SIGN | 0x0700)
610 #define BCE_BC_STATE_DEBUG_CMD 0x1dc
611 #define BCE_BC_STATE_BC_DBG_CMD_SIGNATURE 0x42440000
612 #define BCE_BC_STATE_BC_DBG_CMD_SIGNATURE_MASK 0xffff0000
613 #define BCE_BC_STATE_BC_DBG_CMD_LOOP_CNT_MASK 0xffff
614 #define BCE_BC_STATE_BC_DBG_CMD_LOOP_INFINITE 0xffff
616 #define HOST_VIEW_SHMEM_BASE 0x167c00
619 * PCI registers defined in the PCI 2.2 spec.
621 #define BCE_PCI_PCIX_CMD 0x42
624 /****************************************************************************/
625 /* Convenience definitions. */
626 /****************************************************************************/
627 #define REG_WR(sc, reg, val) \
628 bus_space_write_4(sc->bce_btag, sc->bce_bhandle, reg, val)
629 #define REG_WR16(sc, reg, val) \
630 bus_space_write_2(sc->bce_btag, sc->bce_bhandle, reg, val)
631 #define REG_RD(sc, reg) \
632 bus_space_read_4(sc->bce_btag, sc->bce_bhandle, reg)
634 #define REG_RD_IND(sc, offset) bce_reg_rd_ind(sc, offset)
635 #define REG_WR_IND(sc, offset, val) bce_reg_wr_ind(sc, offset, val)
637 #define CTX_WR(sc, cid_addr, offset, val) \
638 bce_ctx_wr(sc, cid_addr, offset, val)
640 #define BCE_SETBIT(sc, reg, x) REG_WR(sc, reg, (REG_RD(sc, reg) | (x)))
641 #define BCE_CLRBIT(sc, reg, x) REG_WR(sc, reg, (REG_RD(sc, reg) & ~(x)))
643 #define BCE_STATS(x) (u_long) stats->stat_ ## x ## _lo
644 #if (BUS_SPACE_MAXADDR > 0xFFFFFFFF)
645 #define BCE_ADDR_LO(y) ((uint64_t) (y) & 0xFFFFFFFF)
646 #define BCE_ADDR_HI(y) ((uint64_t) (y) >> 32)
648 #define BCE_ADDR_LO(y) ((uint32_t)y)
649 #define BCE_ADDR_HI(y) (0)
654 * The following data structures are generated from RTL code.
655 * Do not modify any values below this line.
658 /****************************************************************************/
659 /* Do not modify any of the following data structures, they are generated */
662 /* Begin machine generated definitions. */
663 /****************************************************************************/
669 uint32_t tx_bd_haddr_hi;
670 uint32_t tx_bd_haddr_lo;
671 uint32_t tx_bd_mss_nbytes;
672 uint16_t tx_bd_flags;
673 uint16_t tx_bd_vlan_tag;
674 #define TX_BD_FLAGS_CONN_FAULT (1<<0)
675 #define TX_BD_FLAGS_TCP_UDP_CKSUM (1<<1)
676 #define TX_BD_FLAGS_IP_CKSUM (1<<2)
677 #define TX_BD_FLAGS_VLAN_TAG (1<<3)
678 #define TX_BD_FLAGS_COAL_NOW (1<<4)
679 #define TX_BD_FLAGS_DONT_GEN_CRC (1<<5)
680 #define TX_BD_FLAGS_END (1<<6)
681 #define TX_BD_FLAGS_START (1<<7)
682 #define TX_BD_FLAGS_SW_OPTION_WORD (0x1f<<8)
683 #define TX_BD_FLAGS_SW_FLAGS (1<<13)
684 #define TX_BD_FLAGS_SW_SNAP (1<<14)
685 #define TX_BD_FLAGS_SW_LSO (1<<15)
693 uint32_t rx_bd_haddr_hi;
694 uint32_t rx_bd_haddr_lo;
696 uint32_t rx_bd_flags;
697 #define RX_BD_FLAGS_NOPUSH (1<<0)
698 #define RX_BD_FLAGS_DUMMY (1<<1)
699 #define RX_BD_FLAGS_END (1<<2)
700 #define RX_BD_FLAGS_START (1<<3)
705 * status_block definition
707 struct status_block {
708 uint32_t status_attn_bits;
709 #define STATUS_ATTN_BITS_LINK_STATE (1L<<0)
710 #define STATUS_ATTN_BITS_TX_SCHEDULER_ABORT (1L<<1)
711 #define STATUS_ATTN_BITS_TX_BD_READ_ABORT (1L<<2)
712 #define STATUS_ATTN_BITS_TX_BD_CACHE_ABORT (1L<<3)
713 #define STATUS_ATTN_BITS_TX_PROCESSOR_ABORT (1L<<4)
714 #define STATUS_ATTN_BITS_TX_DMA_ABORT (1L<<5)
715 #define STATUS_ATTN_BITS_TX_PATCHUP_ABORT (1L<<6)
716 #define STATUS_ATTN_BITS_TX_ASSEMBLER_ABORT (1L<<7)
717 #define STATUS_ATTN_BITS_RX_PARSER_MAC_ABORT (1L<<8)
718 #define STATUS_ATTN_BITS_RX_PARSER_CATCHUP_ABORT (1L<<9)
719 #define STATUS_ATTN_BITS_RX_MBUF_ABORT (1L<<10)
720 #define STATUS_ATTN_BITS_RX_LOOKUP_ABORT (1L<<11)
721 #define STATUS_ATTN_BITS_RX_PROCESSOR_ABORT (1L<<12)
722 #define STATUS_ATTN_BITS_RX_V2P_ABORT (1L<<13)
723 #define STATUS_ATTN_BITS_RX_BD_CACHE_ABORT (1L<<14)
724 #define STATUS_ATTN_BITS_RX_DMA_ABORT (1L<<15)
725 #define STATUS_ATTN_BITS_COMPLETION_ABORT (1L<<16)
726 #define STATUS_ATTN_BITS_HOST_COALESCE_ABORT (1L<<17)
727 #define STATUS_ATTN_BITS_MAILBOX_QUEUE_ABORT (1L<<18)
728 #define STATUS_ATTN_BITS_CONTEXT_ABORT (1L<<19)
729 #define STATUS_ATTN_BITS_CMD_SCHEDULER_ABORT (1L<<20)
730 #define STATUS_ATTN_BITS_CMD_PROCESSOR_ABORT (1L<<21)
731 #define STATUS_ATTN_BITS_MGMT_PROCESSOR_ABORT (1L<<22)
732 #define STATUS_ATTN_BITS_MAC_ABORT (1L<<23)
733 #define STATUS_ATTN_BITS_TIMER_ABORT (1L<<24)
734 #define STATUS_ATTN_BITS_DMAE_ABORT (1L<<25)
735 #define STATUS_ATTN_BITS_FLSH_ABORT (1L<<26)
736 #define STATUS_ATTN_BITS_GRC_ABORT (1L<<27)
737 #define STATUS_ATTN_BITS_PARITY_ERROR (1L<<31)
739 uint32_t status_attn_bits_ack;
740 #if BYTE_ORDER == BIG_ENDIAN
741 uint16_t status_tx_quick_consumer_index0;
742 uint16_t status_tx_quick_consumer_index1;
743 uint16_t status_tx_quick_consumer_index2;
744 uint16_t status_tx_quick_consumer_index3;
745 uint16_t status_rx_quick_consumer_index0;
746 uint16_t status_rx_quick_consumer_index1;
747 uint16_t status_rx_quick_consumer_index2;
748 uint16_t status_rx_quick_consumer_index3;
749 uint16_t status_rx_quick_consumer_index4;
750 uint16_t status_rx_quick_consumer_index5;
751 uint16_t status_rx_quick_consumer_index6;
752 uint16_t status_rx_quick_consumer_index7;
753 uint16_t status_rx_quick_consumer_index8;
754 uint16_t status_rx_quick_consumer_index9;
755 uint16_t status_rx_quick_consumer_index10;
756 uint16_t status_rx_quick_consumer_index11;
757 uint16_t status_rx_quick_consumer_index12;
758 uint16_t status_rx_quick_consumer_index13;
759 uint16_t status_rx_quick_consumer_index14;
760 uint16_t status_rx_quick_consumer_index15;
761 uint16_t status_completion_producer_index;
762 uint16_t status_cmd_consumer_index;
764 uint16_t status_unused;
766 uint16_t status_tx_quick_consumer_index1;
767 uint16_t status_tx_quick_consumer_index0;
768 uint16_t status_tx_quick_consumer_index3;
769 uint16_t status_tx_quick_consumer_index2;
770 uint16_t status_rx_quick_consumer_index1;
771 uint16_t status_rx_quick_consumer_index0;
772 uint16_t status_rx_quick_consumer_index3;
773 uint16_t status_rx_quick_consumer_index2;
774 uint16_t status_rx_quick_consumer_index5;
775 uint16_t status_rx_quick_consumer_index4;
776 uint16_t status_rx_quick_consumer_index7;
777 uint16_t status_rx_quick_consumer_index6;
778 uint16_t status_rx_quick_consumer_index9;
779 uint16_t status_rx_quick_consumer_index8;
780 uint16_t status_rx_quick_consumer_index11;
781 uint16_t status_rx_quick_consumer_index10;
782 uint16_t status_rx_quick_consumer_index13;
783 uint16_t status_rx_quick_consumer_index12;
784 uint16_t status_rx_quick_consumer_index15;
785 uint16_t status_rx_quick_consumer_index14;
786 uint16_t status_cmd_consumer_index;
787 uint16_t status_completion_producer_index;
788 uint16_t status_unused;
795 * statistics_block definition
797 struct statistics_block {
798 uint32_t stat_IfHCInOctets_hi;
799 uint32_t stat_IfHCInOctets_lo;
800 uint32_t stat_IfHCInBadOctets_hi;
801 uint32_t stat_IfHCInBadOctets_lo;
802 uint32_t stat_IfHCOutOctets_hi;
803 uint32_t stat_IfHCOutOctets_lo;
804 uint32_t stat_IfHCOutBadOctets_hi;
805 uint32_t stat_IfHCOutBadOctets_lo;
806 uint32_t stat_IfHCInUcastPkts_hi;
807 uint32_t stat_IfHCInUcastPkts_lo;
808 uint32_t stat_IfHCInMulticastPkts_hi;
809 uint32_t stat_IfHCInMulticastPkts_lo;
810 uint32_t stat_IfHCInBroadcastPkts_hi;
811 uint32_t stat_IfHCInBroadcastPkts_lo;
812 uint32_t stat_IfHCOutUcastPkts_hi;
813 uint32_t stat_IfHCOutUcastPkts_lo;
814 uint32_t stat_IfHCOutMulticastPkts_hi;
815 uint32_t stat_IfHCOutMulticastPkts_lo;
816 uint32_t stat_IfHCOutBroadcastPkts_hi;
817 uint32_t stat_IfHCOutBroadcastPkts_lo;
818 uint32_t stat_emac_tx_stat_dot3statsinternalmactransmiterrors;
819 uint32_t stat_Dot3StatsCarrierSenseErrors;
820 uint32_t stat_Dot3StatsFCSErrors;
821 uint32_t stat_Dot3StatsAlignmentErrors;
822 uint32_t stat_Dot3StatsSingleCollisionFrames;
823 uint32_t stat_Dot3StatsMultipleCollisionFrames;
824 uint32_t stat_Dot3StatsDeferredTransmissions;
825 uint32_t stat_Dot3StatsExcessiveCollisions;
826 uint32_t stat_Dot3StatsLateCollisions;
827 uint32_t stat_EtherStatsCollisions;
828 uint32_t stat_EtherStatsFragments;
829 uint32_t stat_EtherStatsJabbers;
830 uint32_t stat_EtherStatsUndersizePkts;
831 uint32_t stat_EtherStatsOverrsizePkts;
832 uint32_t stat_EtherStatsPktsRx64Octets;
833 uint32_t stat_EtherStatsPktsRx65Octetsto127Octets;
834 uint32_t stat_EtherStatsPktsRx128Octetsto255Octets;
835 uint32_t stat_EtherStatsPktsRx256Octetsto511Octets;
836 uint32_t stat_EtherStatsPktsRx512Octetsto1023Octets;
837 uint32_t stat_EtherStatsPktsRx1024Octetsto1522Octets;
838 uint32_t stat_EtherStatsPktsRx1523Octetsto9022Octets;
839 uint32_t stat_EtherStatsPktsTx64Octets;
840 uint32_t stat_EtherStatsPktsTx65Octetsto127Octets;
841 uint32_t stat_EtherStatsPktsTx128Octetsto255Octets;
842 uint32_t stat_EtherStatsPktsTx256Octetsto511Octets;
843 uint32_t stat_EtherStatsPktsTx512Octetsto1023Octets;
844 uint32_t stat_EtherStatsPktsTx1024Octetsto1522Octets;
845 uint32_t stat_EtherStatsPktsTx1523Octetsto9022Octets;
846 uint32_t stat_XonPauseFramesReceived;
847 uint32_t stat_XoffPauseFramesReceived;
848 uint32_t stat_OutXonSent;
849 uint32_t stat_OutXoffSent;
850 uint32_t stat_FlowControlDone;
851 uint32_t stat_MacControlFramesReceived;
852 uint32_t stat_XoffStateEntered;
853 uint32_t stat_IfInFramesL2FilterDiscards;
854 uint32_t stat_IfInRuleCheckerDiscards;
855 uint32_t stat_IfInFTQDiscards;
856 uint32_t stat_IfInMBUFDiscards;
857 uint32_t stat_IfInRuleCheckerP4Hit;
858 uint32_t stat_CatchupInRuleCheckerDiscards;
859 uint32_t stat_CatchupInFTQDiscards;
860 uint32_t stat_CatchupInMBUFDiscards;
861 uint32_t stat_CatchupInRuleCheckerP4Hit;
862 uint32_t stat_GenStat00;
863 uint32_t stat_GenStat01;
864 uint32_t stat_GenStat02;
865 uint32_t stat_GenStat03;
866 uint32_t stat_GenStat04;
867 uint32_t stat_GenStat05;
868 uint32_t stat_GenStat06;
869 uint32_t stat_GenStat07;
870 uint32_t stat_GenStat08;
871 uint32_t stat_GenStat09;
872 uint32_t stat_GenStat10;
873 uint32_t stat_GenStat11;
874 uint32_t stat_GenStat12;
875 uint32_t stat_GenStat13;
876 uint32_t stat_GenStat14;
877 uint32_t stat_GenStat15;
885 uint32_t l2_fhdr_status;
886 #define L2_FHDR_STATUS_RULE_CLASS (0x7<<0)
887 #define L2_FHDR_STATUS_RULE_P2 (1<<3)
888 #define L2_FHDR_STATUS_RULE_P3 (1<<4)
889 #define L2_FHDR_STATUS_RULE_P4 (1<<5)
890 #define L2_FHDR_STATUS_L2_VLAN_TAG (1<<6)
891 #define L2_FHDR_STATUS_L2_LLC_SNAP (1<<7)
892 #define L2_FHDR_STATUS_RSS_HASH (1<<8)
893 #define L2_FHDR_STATUS_IP_DATAGRAM (1<<13)
894 #define L2_FHDR_STATUS_TCP_SEGMENT (1<<14)
895 #define L2_FHDR_STATUS_UDP_DATAGRAM (1<<15)
897 #define L2_FHDR_ERRORS_BAD_CRC (1<<17)
898 #define L2_FHDR_ERRORS_PHY_DECODE (1<<18)
899 #define L2_FHDR_ERRORS_ALIGNMENT (1<<19)
900 #define L2_FHDR_ERRORS_TOO_SHORT (1<<20)
901 #define L2_FHDR_ERRORS_GIANT_FRAME (1<<21)
902 #define L2_FHDR_ERRORS_TCP_XSUM (1<<28)
903 #define L2_FHDR_ERRORS_UDP_XSUM (1<<31)
905 uint32_t l2_fhdr_hash;
906 #if BYTE_ORDER == BIG_ENDIAN
907 uint16_t l2_fhdr_pkt_len;
908 uint16_t l2_fhdr_vlan_tag;
909 uint16_t l2_fhdr_ip_xsum;
910 uint16_t l2_fhdr_tcp_udp_xsum;
912 uint16_t l2_fhdr_vlan_tag;
913 uint16_t l2_fhdr_pkt_len;
914 uint16_t l2_fhdr_tcp_udp_xsum;
915 uint16_t l2_fhdr_ip_xsum;
921 * l2_tx_context definition (5706 and 5708)
923 #define BCE_L2CTX_TX_TYPE 0x00000000
924 #define BCE_L2CTX_TX_TYPE_SIZE_L2 ((0xc0/0x20)<<16)
925 #define BCE_L2CTX_TX_TYPE_TYPE (0xf<<28)
926 #define BCE_L2CTX_TX_TYPE_TYPE_EMPTY (0<<28)
927 #define BCE_L2CTX_TX_TYPE_TYPE_L2 (1<<28)
929 #define BCE_L2CTX_TX_HOST_BIDX 0x00000088
930 #define BCE_L2CTX_TX_EST_NBD 0x00000088
931 #define BCE_L2CTX_TX_CMD_TYPE 0x00000088
932 #define BCE_L2CTX_TX_CMD_TYPE_TYPE (0xf<<24)
933 #define BCE_L2CTX_TX_CMD_TYPE_TYPE_L2 (0<<24)
934 #define BCE_L2CTX_TX_CMD_TYPE_TYPE_TCP (1<<24)
936 #define BCE_L2CTX_TX_HOST_BSEQ 0x00000090
937 #define BCE_L2CTX_TX_TSCH_BSEQ 0x00000094
938 #define BCE_L2CTX_TX_TBDR_BSEQ 0x00000098
939 #define BCE_L2CTX_TX_TBDR_BOFF 0x0000009c
940 #define BCE_L2CTX_TX_TBDR_BIDX 0x0000009c
941 #define BCE_L2CTX_TX_TBDR_BHADDR_HI 0x000000a0
942 #define BCE_L2CTX_TX_TBDR_BHADDR_LO 0x000000a4
943 #define BCE_L2CTX_TX_TXP_BOFF 0x000000a8
944 #define BCE_L2CTX_TX_TXP_BIDX 0x000000a8
945 #define BCE_L2CTX_TX_TXP_BSEQ 0x000000ac
948 * l2_tx_context definition (5709 and 5716)
950 #define BCE_L2CTX_TX_TYPE_XI 0x00000080
951 #define BCE_L2CTX_TX_TYPE_SIZE_L2_XI ((0xc0/0x20)<<16)
952 #define BCE_L2CTX_TX_TYPE_TYPE_XI (0xf<<28)
953 #define BCE_L2CTX_TX_TYPE_TYPE_EMPTY_XI (0<<28)
954 #define BCE_L2CTX_TX_TYPE_TYPE_L2_XI (1<<28)
956 #define BCE_L2CTX_TX_CMD_TYPE_XI 0x00000240
957 #define BCE_L2CTX_TX_CMD_TYPE_TYPE_XI (0xf<<24)
958 #define BCE_L2CTX_TX_CMD_TYPE_TYPE_L2_XI (0<<24)
959 #define BCE_L2CTX_TX_CMD_TYPE_TYPE_TCP_XI (1<<24)
961 #define BCE_L2CTX_TX_HOST_BIDX_XI 0x00000240
962 #define BCE_L2CTX_TX_HOST_BSEQ_XI 0x00000248
963 #define BCE_L2CTX_TX_TBDR_BHADDR_HI_XI 0x00000258
964 #define BCE_L2CTX_TX_TBDR_BHADDR_LO_XI 0x0000025c
968 * l2_rx_context definition (5706, 5708, 5709, and 5716)
970 #define BCE_L2CTX_RX_WATER_MARK 0x00000000
971 #define BCE_L2CTX_RX_LO_WATER_MARK_SHIFT 0
972 #define BCE_L2CTX_RX_LO_WATER_MARK_DEFAULT 32
973 #define BCE_L2CTX_RX_LO_WATER_MARK_SCALE 4
974 #define BCE_L2CTX_RX_LO_WATER_MARK_DIS 0
975 #define BCE_L2CTX_RX_HI_WATER_MARK_SHIFT 4
976 #define BCE_L2CTX_RX_HI_WATER_MARK_SCALE 16
977 #define BCE_L2CTX_RX_WATER_MARKS_MSK 0x000000ff
979 #define BCE_L2CTX_RX_BD_PRE_READ 0x00000000
980 #define BCE_L2CTX_RX_BD_PRE_READ_SHIFT 8
982 #define BCE_L2CTX_RX_CTX_SIZE 0x00000000
983 #define BCE_L2CTX_RX_CTX_SIZE_SHIFT 16
984 #define BCE_L2CTX_RX_CTX_TYPE_SIZE_L2 ((0x20/20)<<BCE_L2CTX_RX_CTX_SIZE_SHIFT)
986 #define BCE_L2CTX_RX_CTX_TYPE 0x00000000
987 #define BCE_L2CTX_RX_CTX_TYPE_SHIFT 24
989 #define BCE_L2CTX_RX_CTX_TYPE_CTX_BD_CHN_TYPE (0xf<<28)
990 #define BCE_L2CTX_RX_CTX_TYPE_CTX_BD_CHN_TYPE_UNDEFINED (0<<28)
991 #define BCE_L2CTX_RX_CTX_TYPE_CTX_BD_CHN_TYPE_VALUE (1<<28)
993 #define BCE_L2CTX_RX_HOST_BDIDX 0x00000004
994 #define BCE_L2CTX_RX_HOST_BSEQ 0x00000008
995 #define BCE_L2CTX_RX_NX_BSEQ 0x0000000c
996 #define BCE_L2CTX_RX_NX_BDHADDR_HI 0x00000010
997 #define BCE_L2CTX_RX_NX_BDHADDR_LO 0x00000014
998 #define BCE_L2CTX_RX_NX_BDIDX 0x00000018
1000 #define BCE_L2CTX_RX_HOST_PG_BDIDX 0x00000044
1001 #define BCE_L2CTX_RX_PG_BUF_SIZE 0x00000048
1002 #define BCE_L2CTX_RX_RBDC_KEY 0x0000004c
1003 #define BCE_L2CTX_RX_RBDC_JUMBO_KEY 0x3ffe
1004 #define BCE_L2CTX_RX_NX_PG_BDHADDR_HI 0x00000050
1005 #define BCE_L2CTX_RX_NX_PG_BDHADDR_LO 0x00000054
1006 #define BCE_L2CTX_RX_NX_PG_BDIDX 0x00000058
1010 * l2_mq definitions (5706, 5708, 5709, and 5716)
1012 #define BCE_L2MQ_RX_HOST_BDIDX 0x00000004
1013 #define BCE_L2MQ_RX_HOST_BSEQ 0x00000008
1014 #define BCE_L2MQ_RX_HOST_PG_BDIDX 0x00000044
1016 #define BCE_L2MQ_TX_HOST_BIDX 0x00000088
1017 #define BCE_L2MQ_TX_HOST_BSEQ 0x00000090
1021 * pci_config_l definition
1024 #define BCE_PCICFG_MISC_CONFIG 0x00000068
1025 #define BCE_PCICFG_MISC_CONFIG_TARGET_BYTE_SWAP (1L<<2)
1026 #define BCE_PCICFG_MISC_CONFIG_TARGET_MB_WORD_SWAP (1L<<3)
1027 #define BCE_PCICFG_MISC_CONFIG_CLOCK_CTL_ENA (1L<<5)
1028 #define BCE_PCICFG_MISC_CONFIG_TARGET_GRC_WORD_SWAP (1L<<6)
1029 #define BCE_PCICFG_MISC_CONFIG_REG_WINDOW_ENA (1L<<7)
1030 #define BCE_PCICFG_MISC_CONFIG_CORE_RST_REQ (1L<<8)
1031 #define BCE_PCICFG_MISC_CONFIG_CORE_RST_BSY (1L<<9)
1032 #define BCE_PCICFG_MISC_CONFIG_ASIC_METAL_REV (0xffL<<16)
1033 #define BCE_PCICFG_MISC_CONFIG_ASIC_BASE_REV (0xfL<<24)
1034 #define BCE_PCICFG_MISC_CONFIG_ASIC_ID (0xfL<<28)
1035 #define BCE_PCICFG_MISC_CONFIG_ASIC_REV (0xffffL<<16)
1037 #define BCE_PCICFG_MISC_STATUS 0x0000006c
1038 #define BCE_PCICFG_MISC_STATUS_INTA_VALUE (1L<<0)
1039 #define BCE_PCICFG_MISC_STATUS_32BIT_DET (1L<<1)
1040 #define BCE_PCICFG_MISC_STATUS_M66EN (1L<<2)
1041 #define BCE_PCICFG_MISC_STATUS_PCIX_DET (1L<<3)
1042 #define BCE_PCICFG_MISC_STATUS_PCIX_SPEED (0x3L<<4)
1043 #define BCE_PCICFG_MISC_STATUS_PCIX_SPEED_66 (0L<<4)
1044 #define BCE_PCICFG_MISC_STATUS_PCIX_SPEED_100 (1L<<4)
1045 #define BCE_PCICFG_MISC_STATUS_PCIX_SPEED_133 (2L<<4)
1046 #define BCE_PCICFG_MISC_STATUS_PCIX_SPEED_PCI_MODE (3L<<4)
1048 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS 0x00000070
1049 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET (0xfL<<0)
1050 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ (0L<<0)
1051 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ (1L<<0)
1052 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ (2L<<0)
1053 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ (3L<<0)
1054 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ (4L<<0)
1055 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ (5L<<0)
1056 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ (6L<<0)
1057 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ (7L<<0)
1058 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW (0xfL<<0)
1059 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_DISABLE (1L<<6)
1060 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT (1L<<7)
1061 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC (0x7L<<8)
1062 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_UNDEF (0L<<8)
1063 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_12 (1L<<8)
1064 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_6 (2L<<8)
1065 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_62 (4L<<8)
1066 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PLAY_DEAD (1L<<11)
1067 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED (0xfL<<12)
1068 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_100 (0L<<12)
1069 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_80 (1L<<12)
1070 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_50 (2L<<12)
1071 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_40 (4L<<12)
1072 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_25 (8L<<12)
1073 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_STOP (1L<<16)
1074 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_PLL_STOP (1L<<17)
1075 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED_18 (1L<<18)
1076 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_USE_SPD_DET (1L<<19)
1077 #define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED (0xfffL<<20)
1079 #define BCE_PCICFG_REG_WINDOW_ADDRESS 0x00000078
1080 #define BCE_PCICFG_REG_WINDOW 0x00000080
1081 #define BCE_PCICFG_INT_ACK_CMD 0x00000084
1082 #define BCE_PCICFG_INT_ACK_CMD_INDEX (0xffffL<<0)
1083 #define BCE_PCICFG_INT_ACK_CMD_INDEX_VALID (1L<<16)
1084 #define BCE_PCICFG_INT_ACK_CMD_USE_INT_HC_PARAM (1L<<17)
1085 #define BCE_PCICFG_INT_ACK_CMD_MASK_INT (1L<<18)
1087 #define BCE_PCICFG_STATUS_BIT_SET_CMD 0x00000088
1088 #define BCE_PCICFG_STATUS_BIT_CLEAR_CMD 0x0000008c
1089 #define BCE_PCICFG_MAILBOX_QUEUE_ADDR 0x00000090
1090 #define BCE_PCICFG_MAILBOX_QUEUE_DATA 0x00000094
1094 * pci_reg definition
1097 #define BCE_PCI_GRC_WINDOW_ADDR 0x00000400
1098 #define BCE_PCI_GRC_WINDOW_ADDR_PCI_GRC_WINDOW_ADDR_VALUE (0x3ffffL<<8)
1100 #define BCE_PCI_CONFIG_1 0x00000404
1101 #define BCE_PCI_CONFIG_1_READ_BOUNDARY (0x7L<<8)
1102 #define BCE_PCI_CONFIG_1_READ_BOUNDARY_OFF (0L<<8)
1103 #define BCE_PCI_CONFIG_1_READ_BOUNDARY_16 (1L<<8)
1104 #define BCE_PCI_CONFIG_1_READ_BOUNDARY_32 (2L<<8)
1105 #define BCE_PCI_CONFIG_1_READ_BOUNDARY_64 (3L<<8)
1106 #define BCE_PCI_CONFIG_1_READ_BOUNDARY_128 (4L<<8)
1107 #define BCE_PCI_CONFIG_1_READ_BOUNDARY_256 (5L<<8)
1108 #define BCE_PCI_CONFIG_1_READ_BOUNDARY_512 (6L<<8)
1109 #define BCE_PCI_CONFIG_1_READ_BOUNDARY_1024 (7L<<8)
1110 #define BCE_PCI_CONFIG_1_WRITE_BOUNDARY (0x7L<<11)
1111 #define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_OFF (0L<<11)
1112 #define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_16 (1L<<11)
1113 #define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_32 (2L<<11)
1114 #define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_64 (3L<<11)
1115 #define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_128 (4L<<11)
1116 #define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_256 (5L<<11)
1117 #define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_512 (6L<<11)
1118 #define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_1024 (7L<<11)
1120 #define BCE_PCI_CONFIG_2 0x00000408
1121 #define BCE_PCI_CONFIG_2_BAR1_SIZE (0xfL<<0)
1122 #define BCE_PCI_CONFIG_2_BAR1_SIZE_DISABLED (0L<<0)
1123 #define BCE_PCI_CONFIG_2_BAR1_SIZE_64K (1L<<0)
1124 #define BCE_PCI_CONFIG_2_BAR1_SIZE_128K (2L<<0)
1125 #define BCE_PCI_CONFIG_2_BAR1_SIZE_256K (3L<<0)
1126 #define BCE_PCI_CONFIG_2_BAR1_SIZE_512K (4L<<0)
1127 #define BCE_PCI_CONFIG_2_BAR1_SIZE_1M (5L<<0)
1128 #define BCE_PCI_CONFIG_2_BAR1_SIZE_2M (6L<<0)
1129 #define BCE_PCI_CONFIG_2_BAR1_SIZE_4M (7L<<0)
1130 #define BCE_PCI_CONFIG_2_BAR1_SIZE_8M (8L<<0)
1131 #define BCE_PCI_CONFIG_2_BAR1_SIZE_16M (9L<<0)
1132 #define BCE_PCI_CONFIG_2_BAR1_SIZE_32M (10L<<0)
1133 #define BCE_PCI_CONFIG_2_BAR1_SIZE_64M (11L<<0)
1134 #define BCE_PCI_CONFIG_2_BAR1_SIZE_128M (12L<<0)
1135 #define BCE_PCI_CONFIG_2_BAR1_SIZE_256M (13L<<0)
1136 #define BCE_PCI_CONFIG_2_BAR1_SIZE_512M (14L<<0)
1137 #define BCE_PCI_CONFIG_2_BAR1_SIZE_1G (15L<<0)
1138 #define BCE_PCI_CONFIG_2_BAR1_64ENA (1L<<4)
1139 #define BCE_PCI_CONFIG_2_EXP_ROM_RETRY (1L<<5)
1140 #define BCE_PCI_CONFIG_2_CFG_CYCLE_RETRY (1L<<6)
1141 #define BCE_PCI_CONFIG_2_FIRST_CFG_DONE (1L<<7)
1142 #define BCE_PCI_CONFIG_2_EXP_ROM_SIZE (0xffL<<8)
1143 #define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_DISABLED (0L<<8)
1144 #define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_1K (1L<<8)
1145 #define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_2K (2L<<8)
1146 #define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_4K (3L<<8)
1147 #define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_8K (4L<<8)
1148 #define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_16K (5L<<8)
1149 #define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_32K (6L<<8)
1150 #define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_64K (7L<<8)
1151 #define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_128K (8L<<8)
1152 #define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_256K (9L<<8)
1153 #define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_512K (10L<<8)
1154 #define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_1M (11L<<8)
1155 #define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_2M (12L<<8)
1156 #define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_4M (13L<<8)
1157 #define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_8M (14L<<8)
1158 #define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_16M (15L<<8)
1159 #define BCE_PCI_CONFIG_2_MAX_SPLIT_LIMIT (0x1fL<<16)
1160 #define BCE_PCI_CONFIG_2_MAX_READ_LIMIT (0x3L<<21)
1161 #define BCE_PCI_CONFIG_2_MAX_READ_LIMIT_512 (0L<<21)
1162 #define BCE_PCI_CONFIG_2_MAX_READ_LIMIT_1K (1L<<21)
1163 #define BCE_PCI_CONFIG_2_MAX_READ_LIMIT_2K (2L<<21)
1164 #define BCE_PCI_CONFIG_2_MAX_READ_LIMIT_4K (3L<<21)
1165 #define BCE_PCI_CONFIG_2_FORCE_32_BIT_MSTR (1L<<23)
1166 #define BCE_PCI_CONFIG_2_FORCE_32_BIT_TGT (1L<<24)
1167 #define BCE_PCI_CONFIG_2_KEEP_REQ_ASSERT (1L<<25)
1169 #define BCE_PCI_CONFIG_3 0x0000040c
1170 #define BCE_PCI_CONFIG_3_STICKY_BYTE (0xffL<<0)
1171 #define BCE_PCI_CONFIG_3_FORCE_PME (1L<<24)
1172 #define BCE_PCI_CONFIG_3_PME_STATUS (1L<<25)
1173 #define BCE_PCI_CONFIG_3_PME_ENABLE (1L<<26)
1174 #define BCE_PCI_CONFIG_3_PM_STATE (0x3L<<27)
1175 #define BCE_PCI_CONFIG_3_VAUX_PRESET (1L<<30)
1176 #define BCE_PCI_CONFIG_3_PCI_POWER (1L<<31)
1178 #define BCE_PCI_PM_DATA_A 0x00000410
1179 #define BCE_PCI_PM_DATA_A_PM_DATA_0_PRG (0xffL<<0)
1180 #define BCE_PCI_PM_DATA_A_PM_DATA_1_PRG (0xffL<<8)
1181 #define BCE_PCI_PM_DATA_A_PM_DATA_2_PRG (0xffL<<16)
1182 #define BCE_PCI_PM_DATA_A_PM_DATA_3_PRG (0xffL<<24)
1184 #define BCE_PCI_PM_DATA_B 0x00000414
1185 #define BCE_PCI_PM_DATA_B_PM_DATA_4_PRG (0xffL<<0)
1186 #define BCE_PCI_PM_DATA_B_PM_DATA_5_PRG (0xffL<<8)
1187 #define BCE_PCI_PM_DATA_B_PM_DATA_6_PRG (0xffL<<16)
1188 #define BCE_PCI_PM_DATA_B_PM_DATA_7_PRG (0xffL<<24)
1190 #define BCE_PCI_SWAP_DIAG0 0x00000418
1191 #define BCE_PCI_SWAP_DIAG1 0x0000041c
1192 #define BCE_PCI_EXP_ROM_ADDR 0x00000420
1193 #define BCE_PCI_EXP_ROM_ADDR_ADDRESS (0x3fffffL<<2)
1194 #define BCE_PCI_EXP_ROM_ADDR_REQ (1L<<31)
1196 #define BCE_PCI_EXP_ROM_DATA 0x00000424
1197 #define BCE_PCI_VPD_INTF 0x00000428
1198 #define BCE_PCI_VPD_INTF_INTF_REQ (1L<<0)
1200 #define BCE_PCI_VPD_ADDR_FLAG 0x0000042c
1201 #define BCE_PCI_VPD_ADDR_FLAG_ADDRESS (0x1fff<<2)
1202 #define BCE_PCI_VPD_ADDR_FLAG_WR (1<<15)
1204 #define BCE_PCI_VPD_DATA 0x00000430
1205 #define BCE_PCI_ID_VAL1 0x00000434
1206 #define BCE_PCI_ID_VAL1_DEVICE_ID (0xffffL<<0)
1207 #define BCE_PCI_ID_VAL1_VENDOR_ID (0xffffL<<16)
1209 #define BCE_PCI_ID_VAL2 0x00000438
1210 #define BCE_PCI_ID_VAL2_SUBSYSTEM_VENDOR_ID (0xffffL<<0)
1211 #define BCE_PCI_ID_VAL2_SUBSYSTEM_ID (0xffffL<<16)
1213 #define BCE_PCI_ID_VAL3 0x0000043c
1214 #define BCE_PCI_ID_VAL3_CLASS_CODE (0xffffffL<<0)
1215 #define BCE_PCI_ID_VAL3_REVISION_ID (0xffL<<24)
1217 #define BCE_PCI_ID_VAL4 0x00000440
1218 #define BCE_PCI_ID_VAL4_CAP_ENA (0xfL<<0)
1219 #define BCE_PCI_ID_VAL4_CAP_ENA_0 (0L<<0)
1220 #define BCE_PCI_ID_VAL4_CAP_ENA_1 (1L<<0)
1221 #define BCE_PCI_ID_VAL4_CAP_ENA_2 (2L<<0)
1222 #define BCE_PCI_ID_VAL4_CAP_ENA_3 (3L<<0)
1223 #define BCE_PCI_ID_VAL4_CAP_ENA_4 (4L<<0)
1224 #define BCE_PCI_ID_VAL4_CAP_ENA_5 (5L<<0)
1225 #define BCE_PCI_ID_VAL4_CAP_ENA_6 (6L<<0)
1226 #define BCE_PCI_ID_VAL4_CAP_ENA_7 (7L<<0)
1227 #define BCE_PCI_ID_VAL4_CAP_ENA_8 (8L<<0)
1228 #define BCE_PCI_ID_VAL4_CAP_ENA_9 (9L<<0)
1229 #define BCE_PCI_ID_VAL4_CAP_ENA_10 (10L<<0)
1230 #define BCE_PCI_ID_VAL4_CAP_ENA_11 (11L<<0)
1231 #define BCE_PCI_ID_VAL4_CAP_ENA_12 (12L<<0)
1232 #define BCE_PCI_ID_VAL4_CAP_ENA_13 (13L<<0)
1233 #define BCE_PCI_ID_VAL4_CAP_ENA_14 (14L<<0)
1234 #define BCE_PCI_ID_VAL4_CAP_ENA_15 (15L<<0)
1235 #define BCE_PCI_ID_VAL4_PM_SCALE_PRG (0x3L<<6)
1236 #define BCE_PCI_ID_VAL4_PM_SCALE_PRG_0 (0L<<6)
1237 #define BCE_PCI_ID_VAL4_PM_SCALE_PRG_1 (1L<<6)
1238 #define BCE_PCI_ID_VAL4_PM_SCALE_PRG_2 (2L<<6)
1239 #define BCE_PCI_ID_VAL4_PM_SCALE_PRG_3 (3L<<6)
1240 #define BCE_PCI_ID_VAL4_MSI_LIMIT (0x7L<<9)
1241 #define BCE_PCI_ID_VAL4_MSI_ADVERTIZE (0x7L<<12)
1242 #define BCE_PCI_ID_VAL4_MSI_ENABLE (1L<<15)
1243 #define BCE_PCI_ID_VAL4_MAX_64_ADVERTIZE (1L<<16)
1244 #define BCE_PCI_ID_VAL4_MAX_133_ADVERTIZE (1L<<17)
1245 #define BCE_PCI_ID_VAL4_MAX_MEM_READ_SIZE (0x3L<<21)
1246 #define BCE_PCI_ID_VAL4_MAX_SPLIT_SIZE (0x7L<<23)
1247 #define BCE_PCI_ID_VAL4_MAX_CUMULATIVE_SIZE (0x7L<<26)
1249 #define BCE_PCI_ID_VAL5 0x00000444
1250 #define BCE_PCI_ID_VAL5_D1_SUPPORT (1L<<0)
1251 #define BCE_PCI_ID_VAL5_D2_SUPPORT (1L<<1)
1252 #define BCE_PCI_ID_VAL5_PME_IN_D0 (1L<<2)
1253 #define BCE_PCI_ID_VAL5_PME_IN_D1 (1L<<3)
1254 #define BCE_PCI_ID_VAL5_PME_IN_D2 (1L<<4)
1255 #define BCE_PCI_ID_VAL5_PME_IN_D3_HOT (1L<<5)
1257 #define BCE_PCI_PCIX_EXTENDED_STATUS 0x00000448
1258 #define BCE_PCI_PCIX_EXTENDED_STATUS_NO_SNOOP (1L<<8)
1259 #define BCE_PCI_PCIX_EXTENDED_STATUS_LONG_BURST (1L<<9)
1260 #define BCE_PCI_PCIX_EXTENDED_STATUS_SPLIT_COMP_MSG_CLASS (0xfL<<16)
1261 #define BCE_PCI_PCIX_EXTENDED_STATUS_SPLIT_COMP_MSG_IDX (0xffL<<24)
1263 #define BCE_PCI_ID_VAL6 0x0000044c
1264 #define BCE_PCI_ID_VAL6_MAX_LAT (0xffL<<0)
1265 #define BCE_PCI_ID_VAL6_MIN_GNT (0xffL<<8)
1266 #define BCE_PCI_ID_VAL6_BIST (0xffL<<16)
1268 #define BCE_PCI_MSI_DATA 0x00000450
1269 #define BCE_PCI_MSI_DATA_PCI_MSI_DATA (0xffffL<<0)
1271 #define BCE_PCI_MSI_ADDR_H 0x00000454
1272 #define BCE_PCI_MSI_ADDR_L 0x00000458
1276 * misc_reg definition
1279 #define BCE_MISC_COMMAND 0x00000800
1280 #define BCE_MISC_COMMAND_ENABLE_ALL (1L<<0)
1281 #define BCE_MISC_COMMAND_DISABLE_ALL (1L<<1)
1282 #define BCE_MISC_COMMAND_SW_RESET (1L<<4)
1283 #define BCE_MISC_COMMAND_POR_RESET (1L<<5)
1284 #define BCE_MISC_COMMAND_HD_RESET (1L<<6)
1285 #define BCE_MISC_COMMAND_CMN_SW_RESET (1L<<7)
1286 #define BCE_MISC_COMMAND_PAR_ERROR (1L<<8)
1287 #define BCE_MISC_COMMAND_CS16_ERR (1L<<9)
1288 #define BCE_MISC_COMMAND_CS16_ERR_LOC (0xfL<<12)
1289 #define BCE_MISC_COMMAND_PAR_ERR_RAM (0x7fL<<16)
1290 #define BCE_MISC_COMMAND_POWERDOWN_EVENT (1L<<23)
1291 #define BCE_MISC_COMMAND_SW_SHUTDOWN (1L<<24)
1292 #define BCE_MISC_COMMAND_SHUTDOWN_EN (1L<<25)
1293 #define BCE_MISC_COMMAND_DINTEG_ATTN_EN (1L<<26)
1294 #define BCE_MISC_COMMAND_PCIE_LINK_IN_L23 (1L<<27)
1295 #define BCE_MISC_COMMAND_PCIE_DIS (1L<<28)
1297 #define BCE_MISC_CFG 0x00000804
1298 #define BCE_MISC_CFG_GRC_TMOUT (1L<<0)
1299 #define BCE_MISC_CFG_NVM_WR_EN (0x3L<<1)
1300 #define BCE_MISC_CFG_NVM_WR_EN_PROTECT (0L<<1)
1301 #define BCE_MISC_CFG_NVM_WR_EN_PCI (1L<<1)
1302 #define BCE_MISC_CFG_NVM_WR_EN_ALLOW (2L<<1)
1303 #define BCE_MISC_CFG_NVM_WR_EN_ALLOW2 (3L<<1)
1304 #define BCE_MISC_CFG_BIST_EN (1L<<3)
1305 #define BCE_MISC_CFG_CK25_OUT_ALT_SRC (1L<<4)
1306 #define BCE_MISC_CFG_RESERVED5_TE (1L<<5)
1307 #define BCE_MISC_CFG_RESERVED6_TE (1L<<6)
1308 #define BCE_MISC_CFG_CLK_CTL_OVERRIDE (1L<<7)
1309 #define BCE_MISC_CFG_LEDMODE (0x7L<<8)
1310 #define BCE_MISC_CFG_LEDMODE_MAC (0L<<8)
1311 #define BCE_MISC_CFG_LEDMODE_PHY1_TE (1L<<8)
1312 #define BCE_MISC_CFG_LEDMODE_PHY2_TE (2L<<8)
1313 #define BCE_MISC_CFG_LEDMODE_PHY3_TE (3L<<8)
1314 #define BCE_MISC_CFG_LEDMODE_PHY4_TE (4L<<8)
1315 #define BCE_MISC_CFG_LEDMODE_PHY5_TE (5L<<8)
1316 #define BCE_MISC_CFG_LEDMODE_PHY6_TE (6L<<8)
1317 #define BCE_MISC_CFG_LEDMODE_PHY7_TE (7L<<8)
1318 #define BCE_MISC_CFG_MCP_GRC_TMOUT_TE (1L<<11)
1319 #define BCE_MISC_CFG_DBU_GRC_TMOUT_TE (1L<<12)
1320 #define BCE_MISC_CFG_LEDMODE_XI (0xfL<<8)
1321 #define BCE_MISC_CFG_LEDMODE_MAC_XI (0L<<8)
1322 #define BCE_MISC_CFG_LEDMODE_PHY1_XI (1L<<8)
1323 #define BCE_MISC_CFG_LEDMODE_PHY2_XI (2L<<8)
1324 #define BCE_MISC_CFG_LEDMODE_PHY3_XI (3L<<8)
1325 #define BCE_MISC_CFG_LEDMODE_MAC2_XI (4L<<8)
1326 #define BCE_MISC_CFG_LEDMODE_PHY4_XI (5L<<8)
1327 #define BCE_MISC_CFG_LEDMODE_PHY5_XI (6L<<8)
1328 #define BCE_MISC_CFG_LEDMODE_PHY6_XI (7L<<8)
1329 #define BCE_MISC_CFG_LEDMODE_MAC3_XI (8L<<8)
1330 #define BCE_MISC_CFG_LEDMODE_PHY7_XI (9L<<8)
1331 #define BCE_MISC_CFG_LEDMODE_PHY8_XI (10L<<8)
1332 #define BCE_MISC_CFG_LEDMODE_PHY9_XI (11L<<8)
1333 #define BCE_MISC_CFG_LEDMODE_MAC4_XI (12L<<8)
1334 #define BCE_MISC_CFG_LEDMODE_PHY10_XI (13L<<8)
1335 #define BCE_MISC_CFG_LEDMODE_PHY11_XI (14L<<8)
1336 #define BCE_MISC_CFG_LEDMODE_UNUSED_XI (15L<<8)
1337 #define BCE_MISC_CFG_PORT_SELECT_XI (1L<<13)
1338 #define BCE_MISC_CFG_PARITY_MODE_XI (1L<<14)
1340 #define BCE_MISC_ID 0x00000808
1341 #define BCE_MISC_ID_BOND_ID (0xfL<<0)
1342 #define BCE_MISC_ID_BOND_ID_X (0L<<0)
1343 #define BCE_MISC_ID_BOND_ID_C (3L<<0)
1344 #define BCE_MISC_ID_BOND_ID_S (12L<<0)
1345 #define BCE_MISC_ID_CHIP_METAL (0xffL<<4)
1346 #define BCE_MISC_ID_CHIP_REV (0xfL<<12)
1347 #define BCE_MISC_ID_CHIP_NUM (0xffffL<<16)
1349 #define BCE_MISC_ENABLE_STATUS_BITS 0x0000080c
1350 #define BCE_MISC_ENABLE_STATUS_BITS_TX_SCHEDULER_ENABLE (1L<<0)
1351 #define BCE_MISC_ENABLE_STATUS_BITS_TX_BD_READ_ENABLE (1L<<1)
1352 #define BCE_MISC_ENABLE_STATUS_BITS_TX_BD_CACHE_ENABLE (1L<<2)
1353 #define BCE_MISC_ENABLE_STATUS_BITS_TX_PROCESSOR_ENABLE (1L<<3)
1354 #define BCE_MISC_ENABLE_STATUS_BITS_TX_DMA_ENABLE (1L<<4)
1355 #define BCE_MISC_ENABLE_STATUS_BITS_TX_PATCHUP_ENABLE (1L<<5)
1356 #define BCE_MISC_ENABLE_STATUS_BITS_TX_PAYLOAD_Q_ENABLE (1L<<6)
1357 #define BCE_MISC_ENABLE_STATUS_BITS_TX_HEADER_Q_ENABLE (1L<<7)
1358 #define BCE_MISC_ENABLE_STATUS_BITS_TX_ASSEMBLER_ENABLE (1L<<8)
1359 #define BCE_MISC_ENABLE_STATUS_BITS_EMAC_ENABLE (1L<<9)
1360 #define BCE_MISC_ENABLE_STATUS_BITS_RX_PARSER_MAC_ENABLE (1L<<10)
1361 #define BCE_MISC_ENABLE_STATUS_BITS_RX_PARSER_CATCHUP_ENABLE (1L<<11)
1362 #define BCE_MISC_ENABLE_STATUS_BITS_RX_MBUF_ENABLE (1L<<12)
1363 #define BCE_MISC_ENABLE_STATUS_BITS_RX_LOOKUP_ENABLE (1L<<13)
1364 #define BCE_MISC_ENABLE_STATUS_BITS_RX_PROCESSOR_ENABLE (1L<<14)
1365 #define BCE_MISC_ENABLE_STATUS_BITS_RX_V2P_ENABLE (1L<<15)
1366 #define BCE_MISC_ENABLE_STATUS_BITS_RX_BD_CACHE_ENABLE (1L<<16)
1367 #define BCE_MISC_ENABLE_STATUS_BITS_RX_DMA_ENABLE (1L<<17)
1368 #define BCE_MISC_ENABLE_STATUS_BITS_COMPLETION_ENABLE (1L<<18)
1369 #define BCE_MISC_ENABLE_STATUS_BITS_HOST_COALESCE_ENABLE (1L<<19)
1370 #define BCE_MISC_ENABLE_STATUS_BITS_MAILBOX_QUEUE_ENABLE (1L<<20)
1371 #define BCE_MISC_ENABLE_STATUS_BITS_CONTEXT_ENABLE (1L<<21)
1372 #define BCE_MISC_ENABLE_STATUS_BITS_CMD_SCHEDULER_ENABLE (1L<<22)
1373 #define BCE_MISC_ENABLE_STATUS_BITS_CMD_PROCESSOR_ENABLE (1L<<23)
1374 #define BCE_MISC_ENABLE_STATUS_BITS_MGMT_PROCESSOR_ENABLE (1L<<24)
1375 #define BCE_MISC_ENABLE_STATUS_BITS_TIMER_ENABLE (1L<<25)
1376 #define BCE_MISC_ENABLE_STATUS_BITS_DMA_ENGINE_ENABLE (1L<<26)
1377 #define BCE_MISC_ENABLE_STATUS_BITS_UMP_ENABLE (1L<<27)
1378 #define BCE_MISC_ENABLE_STATUS_BITS_RV2P_CMD_SCHEDULER_ENABLE (1L<<28)
1379 #define BCE_MISC_ENABLE_STATUS_BITS_RSVD_FUTURE_ENABLE (0x7L<<29)
1381 #define BCE_MISC_ENABLE_SET_BITS 0x00000810
1382 #define BCE_MISC_ENABLE_SET_BITS_TX_SCHEDULER_ENABLE (1L<<0)
1383 #define BCE_MISC_ENABLE_SET_BITS_TX_BD_READ_ENABLE (1L<<1)
1384 #define BCE_MISC_ENABLE_SET_BITS_TX_BD_CACHE_ENABLE (1L<<2)
1385 #define BCE_MISC_ENABLE_SET_BITS_TX_PROCESSOR_ENABLE (1L<<3)
1386 #define BCE_MISC_ENABLE_SET_BITS_TX_DMA_ENABLE (1L<<4)
1387 #define BCE_MISC_ENABLE_SET_BITS_TX_PATCHUP_ENABLE (1L<<5)
1388 #define BCE_MISC_ENABLE_SET_BITS_TX_PAYLOAD_Q_ENABLE (1L<<6)
1389 #define BCE_MISC_ENABLE_SET_BITS_TX_HEADER_Q_ENABLE (1L<<7)
1390 #define BCE_MISC_ENABLE_SET_BITS_TX_ASSEMBLER_ENABLE (1L<<8)
1391 #define BCE_MISC_ENABLE_SET_BITS_EMAC_ENABLE (1L<<9)
1392 #define BCE_MISC_ENABLE_SET_BITS_RX_PARSER_MAC_ENABLE (1L<<10)
1393 #define BCE_MISC_ENABLE_SET_BITS_RX_PARSER_CATCHUP_ENABLE (1L<<11)
1394 #define BCE_MISC_ENABLE_SET_BITS_RX_MBUF_ENABLE (1L<<12)
1395 #define BCE_MISC_ENABLE_SET_BITS_RX_LOOKUP_ENABLE (1L<<13)
1396 #define BCE_MISC_ENABLE_SET_BITS_RX_PROCESSOR_ENABLE (1L<<14)
1397 #define BCE_MISC_ENABLE_SET_BITS_RX_V2P_ENABLE (1L<<15)
1398 #define BCE_MISC_ENABLE_SET_BITS_RX_BD_CACHE_ENABLE (1L<<16)
1399 #define BCE_MISC_ENABLE_SET_BITS_RX_DMA_ENABLE (1L<<17)
1400 #define BCE_MISC_ENABLE_SET_BITS_COMPLETION_ENABLE (1L<<18)
1401 #define BCE_MISC_ENABLE_SET_BITS_HOST_COALESCE_ENABLE (1L<<19)
1402 #define BCE_MISC_ENABLE_SET_BITS_MAILBOX_QUEUE_ENABLE (1L<<20)
1403 #define BCE_MISC_ENABLE_SET_BITS_CONTEXT_ENABLE (1L<<21)
1404 #define BCE_MISC_ENABLE_SET_BITS_CMD_SCHEDULER_ENABLE (1L<<22)
1405 #define BCE_MISC_ENABLE_SET_BITS_CMD_PROCESSOR_ENABLE (1L<<23)
1406 #define BCE_MISC_ENABLE_SET_BITS_MGMT_PROCESSOR_ENABLE (1L<<24)
1407 #define BCE_MISC_ENABLE_SET_BITS_TIMER_ENABLE (1L<<25)
1408 #define BCE_MISC_ENABLE_SET_BITS_DMA_ENGINE_ENABLE (1L<<26)
1409 #define BCE_MISC_ENABLE_SET_BITS_UMP_ENABLE (1L<<27)
1410 #define BCE_MISC_ENABLE_SET_BITS_RV2P_CMD_SCHEDULER_ENABLE (1L<<28)
1411 #define BCE_MISC_ENABLE_SET_BITS_RSVD_FUTURE_ENABLE (0x7L<<29)
1413 #define BCE_MISC_ENABLE_DEFAULT 0x05ffffff
1414 #define BCE_MISC_ENABLE_DEFAULT_XI 0x17ffffff
1416 #define BCE_MISC_ENABLE_CLR_BITS 0x00000814
1417 #define BCE_MISC_ENABLE_CLR_BITS_TX_SCHEDULER_ENABLE (1L<<0)
1418 #define BCE_MISC_ENABLE_CLR_BITS_TX_BD_READ_ENABLE (1L<<1)
1419 #define BCE_MISC_ENABLE_CLR_BITS_TX_BD_CACHE_ENABLE (1L<<2)
1420 #define BCE_MISC_ENABLE_CLR_BITS_TX_PROCESSOR_ENABLE (1L<<3)
1421 #define BCE_MISC_ENABLE_CLR_BITS_TX_DMA_ENABLE (1L<<4)
1422 #define BCE_MISC_ENABLE_CLR_BITS_TX_PATCHUP_ENABLE (1L<<5)
1423 #define BCE_MISC_ENABLE_CLR_BITS_TX_PAYLOAD_Q_ENABLE (1L<<6)
1424 #define BCE_MISC_ENABLE_CLR_BITS_TX_HEADER_Q_ENABLE (1L<<7)
1425 #define BCE_MISC_ENABLE_CLR_BITS_TX_ASSEMBLER_ENABLE (1L<<8)
1426 #define BCE_MISC_ENABLE_CLR_BITS_EMAC_ENABLE (1L<<9)
1427 #define BCE_MISC_ENABLE_CLR_BITS_RX_PARSER_MAC_ENABLE (1L<<10)
1428 #define BCE_MISC_ENABLE_CLR_BITS_RX_PARSER_CATCHUP_ENABLE (1L<<11)
1429 #define BCE_MISC_ENABLE_CLR_BITS_RX_MBUF_ENABLE (1L<<12)
1430 #define BCE_MISC_ENABLE_CLR_BITS_RX_LOOKUP_ENABLE (1L<<13)
1431 #define BCE_MISC_ENABLE_CLR_BITS_RX_PROCESSOR_ENABLE (1L<<14)
1432 #define BCE_MISC_ENABLE_CLR_BITS_RX_V2P_ENABLE (1L<<15)
1433 #define BCE_MISC_ENABLE_CLR_BITS_RX_BD_CACHE_ENABLE (1L<<16)
1434 #define BCE_MISC_ENABLE_CLR_BITS_RX_DMA_ENABLE (1L<<17)
1435 #define BCE_MISC_ENABLE_CLR_BITS_COMPLETION_ENABLE (1L<<18)
1436 #define BCE_MISC_ENABLE_CLR_BITS_HOST_COALESCE_ENABLE (1L<<19)
1437 #define BCE_MISC_ENABLE_CLR_BITS_MAILBOX_QUEUE_ENABLE (1L<<20)
1438 #define BCE_MISC_ENABLE_CLR_BITS_CONTEXT_ENABLE (1L<<21)
1439 #define BCE_MISC_ENABLE_CLR_BITS_CMD_SCHEDULER_ENABLE (1L<<22)
1440 #define BCE_MISC_ENABLE_CLR_BITS_CMD_PROCESSOR_ENABLE (1L<<23)
1441 #define BCE_MISC_ENABLE_CLR_BITS_MGMT_PROCESSOR_ENABLE (1L<<24)
1442 #define BCE_MISC_ENABLE_CLR_BITS_TIMER_ENABLE (1L<<25)
1443 #define BCE_MISC_ENABLE_CLR_BITS_DMA_ENGINE_ENABLE (1L<<26)
1444 #define BCE_MISC_ENABLE_CLR_BITS_UMP_ENABLE (1L<<27)
1445 #define BCE_MISC_ENABLE_CLR_BITS_RV2P_CMD_SCHEDULER_ENABLE (1L<<28)
1446 #define BCE_MISC_ENABLE_CLR_BITS_RSVD_FUTURE_ENABLE (0x7L<<29)
1448 #define BCE_MISC_ENABLE_CLR_DEFAULT 0x17ffffff
1450 #define BCE_MISC_CLOCK_CONTROL_BITS 0x00000818
1451 #define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET (0xfL<<0)
1452 #define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ (0L<<0)
1453 #define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ (1L<<0)
1454 #define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ (2L<<0)
1455 #define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ (3L<<0)
1456 #define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ (4L<<0)
1457 #define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ (5L<<0)
1458 #define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ (6L<<0)
1459 #define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ (7L<<0)
1460 #define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW (0xfL<<0)
1461 #define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_DISABLE (1L<<6)
1462 #define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT (1L<<7)
1463 #define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC (0x7L<<8)
1464 #define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_UNDEF (0L<<8)
1465 #define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_12 (1L<<8)
1466 #define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_6 (2L<<8)
1467 #define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_62 (4L<<8)
1468 #define BCE_MISC_CLOCK_CONTROL_BITS_RESERVED0_XI (0x7L<<8)
1469 #define BCE_MISC_CLOCK_CONTROL_BITS_MIN_POWER (1L<<11)
1470 #define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED (0xfL<<12)
1471 #define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_100 (0L<<12)
1472 #define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_80 (1L<<12)
1473 #define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_50 (2L<<12)
1474 #define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_40 (4L<<12)
1475 #define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_25 (8L<<12)
1476 #define BCE_MISC_CLOCK_CONTROL_BITS_RESERVED1_XI (0xfL<<12)
1477 #define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_STOP (1L<<16)
1478 #define BCE_MISC_CLOCK_CONTROL_BITS_RESERVED_17_TE (1L<<17)
1479 #define BCE_MISC_CLOCK_CONTROL_BITS_RESERVED_18_TE (1L<<18)
1480 #define BCE_MISC_CLOCK_CONTROL_BITS_RESERVED_19_TE (1L<<19)
1481 #define BCE_MISC_CLOCK_CONTROL_BITS_RESERVED_TE (0xfffL<<20)
1482 #define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_MGMT_XI (1L<<17)
1483 #define BCE_MISC_CLOCK_CONTROL_BITS_RESERVED2_XI (0x3fL<<18)
1484 #define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_VCO_XI (0x7L<<24)
1485 #define BCE_MISC_CLOCK_CONTROL_BITS_RESERVED3_XI (1L<<27)
1486 #define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_XI (0xfL<<28)
1488 #define BCE_MISC_SPIO 0x0000081c
1489 #define BCE_MISC_SPIO_VALUE (0xffL<<0)
1490 #define BCE_MISC_SPIO_SET (0xffL<<8)
1491 #define BCE_MISC_SPIO_CLR (0xffL<<16)
1492 #define BCE_MISC_SPIO_FLOAT (0xffL<<24)
1494 #define BCE_MISC_SPIO_INT 0x00000820
1495 #define BCE_MISC_SPIO_INT_INT_STATE_TE (0xfL<<0)
1496 #define BCE_MISC_SPIO_INT_OLD_VALUE_TE (0xfL<<8)
1497 #define BCE_MISC_SPIO_INT_OLD_SET_TE (0xfL<<16)
1498 #define BCE_MISC_SPIO_INT_OLD_CLR_TE (0xfL<<24)
1499 #define BCE_MISC_SPIO_INT_INT_STATE_XI (0xffL<<0)
1500 #define BCE_MISC_SPIO_INT_OLD_VALUE_XI (0xffL<<8)
1501 #define BCE_MISC_SPIO_INT_OLD_SET_XI (0xffL<<16)
1502 #define BCE_MISC_SPIO_INT_OLD_CLR_XI (0xffL<<24)
1504 #define BCE_MISC_CONFIG_LFSR 0x00000824
1505 #define BCE_MISC_CONFIG_LFSR_DIV (0xffffL<<0)
1507 #define BCE_MISC_LFSR_MASK_BITS 0x00000828
1508 #define BCE_MISC_LFSR_MASK_BITS_TX_SCHEDULER_ENABLE (1L<<0)
1509 #define BCE_MISC_LFSR_MASK_BITS_TX_BD_READ_ENABLE (1L<<1)
1510 #define BCE_MISC_LFSR_MASK_BITS_TX_BD_CACHE_ENABLE (1L<<2)
1511 #define BCE_MISC_LFSR_MASK_BITS_TX_PROCESSOR_ENABLE (1L<<3)
1512 #define BCE_MISC_LFSR_MASK_BITS_TX_DMA_ENABLE (1L<<4)
1513 #define BCE_MISC_LFSR_MASK_BITS_TX_PATCHUP_ENABLE (1L<<5)
1514 #define BCE_MISC_LFSR_MASK_BITS_TX_PAYLOAD_Q_ENABLE (1L<<6)
1515 #define BCE_MISC_LFSR_MASK_BITS_TX_HEADER_Q_ENABLE (1L<<7)
1516 #define BCE_MISC_LFSR_MASK_BITS_TX_ASSEMBLER_ENABLE (1L<<8)
1517 #define BCE_MISC_LFSR_MASK_BITS_EMAC_ENABLE (1L<<9)
1518 #define BCE_MISC_LFSR_MASK_BITS_RX_PARSER_MAC_ENABLE (1L<<10)
1519 #define BCE_MISC_LFSR_MASK_BITS_RX_PARSER_CATCHUP_ENABLE (1L<<11)
1520 #define BCE_MISC_LFSR_MASK_BITS_RX_MBUF_ENABLE (1L<<12)
1521 #define BCE_MISC_LFSR_MASK_BITS_RX_LOOKUP_ENABLE (1L<<13)
1522 #define BCE_MISC_LFSR_MASK_BITS_RX_PROCESSOR_ENABLE (1L<<14)
1523 #define BCE_MISC_LFSR_MASK_BITS_RX_V2P_ENABLE (1L<<15)
1524 #define BCE_MISC_LFSR_MASK_BITS_RX_BD_CACHE_ENABLE (1L<<16)
1525 #define BCE_MISC_LFSR_MASK_BITS_RX_DMA_ENABLE (1L<<17)
1526 #define BCE_MISC_LFSR_MASK_BITS_COMPLETION_ENABLE (1L<<18)
1527 #define BCE_MISC_LFSR_MASK_BITS_HOST_COALESCE_ENABLE (1L<<19)
1528 #define BCE_MISC_LFSR_MASK_BITS_MAILBOX_QUEUE_ENABLE (1L<<20)
1529 #define BCE_MISC_LFSR_MASK_BITS_CONTEXT_ENABLE (1L<<21)
1530 #define BCE_MISC_LFSR_MASK_BITS_CMD_SCHEDULER_ENABLE (1L<<22)
1531 #define BCE_MISC_LFSR_MASK_BITS_CMD_PROCESSOR_ENABLE (1L<<23)
1532 #define BCE_MISC_LFSR_MASK_BITS_MGMT_PROCESSOR_ENABLE (1L<<24)
1533 #define BCE_MISC_LFSR_MASK_BITS_TIMER_ENABLE (1L<<25)
1534 #define BCE_MISC_LFSR_MASK_BITS_DMA_ENGINE_ENABLE (1L<<26)
1535 #define BCE_MISC_LFSR_MASK_BITS_UMP_ENABLE (1L<<27)
1536 #define BCE_MISC_LFSR_MASK_BITS_RV2P_CMD_SCHEDULER_ENABLE (1L<<28)
1537 #define BCE_MISC_LFSR_MASK_BITS_RSVD_FUTURE_ENABLE (0x7L<<29)
1539 #define BCE_MISC_ARB_REQ0 0x0000082c
1540 #define BCE_MISC_ARB_REQ1 0x00000830
1541 #define BCE_MISC_ARB_REQ2 0x00000834
1542 #define BCE_MISC_ARB_REQ3 0x00000838
1543 #define BCE_MISC_ARB_REQ4 0x0000083c
1544 #define BCE_MISC_ARB_FREE0 0x00000840
1545 #define BCE_MISC_ARB_FREE1 0x00000844
1546 #define BCE_MISC_ARB_FREE2 0x00000848
1547 #define BCE_MISC_ARB_FREE3 0x0000084c
1548 #define BCE_MISC_ARB_FREE4 0x00000850
1549 #define BCE_MISC_ARB_REQ_STATUS0 0x00000854
1550 #define BCE_MISC_ARB_REQ_STATUS1 0x00000858
1551 #define BCE_MISC_ARB_REQ_STATUS2 0x0000085c
1552 #define BCE_MISC_ARB_REQ_STATUS3 0x00000860
1553 #define BCE_MISC_ARB_REQ_STATUS4 0x00000864
1554 #define BCE_MISC_ARB_GNT0 0x00000868
1555 #define BCE_MISC_ARB_GNT0_0 (0x7L<<0)
1556 #define BCE_MISC_ARB_GNT0_1 (0x7L<<4)
1557 #define BCE_MISC_ARB_GNT0_2 (0x7L<<8)
1558 #define BCE_MISC_ARB_GNT0_3 (0x7L<<12)
1559 #define BCE_MISC_ARB_GNT0_4 (0x7L<<16)
1560 #define BCE_MISC_ARB_GNT0_5 (0x7L<<20)
1561 #define BCE_MISC_ARB_GNT0_6 (0x7L<<24)
1562 #define BCE_MISC_ARB_GNT0_7 (0x7L<<28)
1564 #define BCE_MISC_ARB_GNT1 0x0000086c
1565 #define BCE_MISC_ARB_GNT1_8 (0x7L<<0)
1566 #define BCE_MISC_ARB_GNT1_9 (0x7L<<4)
1567 #define BCE_MISC_ARB_GNT1_10 (0x7L<<8)
1568 #define BCE_MISC_ARB_GNT1_11 (0x7L<<12)
1569 #define BCE_MISC_ARB_GNT1_12 (0x7L<<16)
1570 #define BCE_MISC_ARB_GNT1_13 (0x7L<<20)
1571 #define BCE_MISC_ARB_GNT1_14 (0x7L<<24)
1572 #define BCE_MISC_ARB_GNT1_15 (0x7L<<28)
1574 #define BCE_MISC_ARB_GNT2 0x00000870
1575 #define BCE_MISC_ARB_GNT2_16 (0x7L<<0)
1576 #define BCE_MISC_ARB_GNT2_17 (0x7L<<4)
1577 #define BCE_MISC_ARB_GNT2_18 (0x7L<<8)
1578 #define BCE_MISC_ARB_GNT2_19 (0x7L<<12)
1579 #define BCE_MISC_ARB_GNT2_20 (0x7L<<16)
1580 #define BCE_MISC_ARB_GNT2_21 (0x7L<<20)
1581 #define BCE_MISC_ARB_GNT2_22 (0x7L<<24)
1582 #define BCE_MISC_ARB_GNT2_23 (0x7L<<28)
1584 #define BCE_MISC_ARB_GNT3 0x00000874
1585 #define BCE_MISC_ARB_GNT3_24 (0x7L<<0)
1586 #define BCE_MISC_ARB_GNT3_25 (0x7L<<4)
1587 #define BCE_MISC_ARB_GNT3_26 (0x7L<<8)
1588 #define BCE_MISC_ARB_GNT3_27 (0x7L<<12)
1589 #define BCE_MISC_ARB_GNT3_28 (0x7L<<16)
1590 #define BCE_MISC_ARB_GNT3_29 (0x7L<<20)
1591 #define BCE_MISC_ARB_GNT3_30 (0x7L<<24)
1592 #define BCE_MISC_ARB_GNT3_31 (0x7L<<28)
1594 #define BCE_MISC_RESERVED1 0x00000878
1595 #define BCE_MISC_RESERVED1_MISC_RESERVED1_VALUE (0x3fL<<0)
1597 #define BCE_MISC_RESERVED2 0x0000087c
1598 #define BCE_MISC_RESERVED2_PCIE_DIS (1L<<0)
1599 #define BCE_MISC_RESERVED2_LINK_IN_L23 (1L<<1)
1601 #define BCE_MISC_SM_ASF_CONTROL 0x00000880
1602 #define BCE_MISC_SM_ASF_CONTROL_ASF_RST (1L<<0)
1603 #define BCE_MISC_SM_ASF_CONTROL_TSC_EN (1L<<1)
1604 #define BCE_MISC_SM_ASF_CONTROL_WG_TO (1L<<2)
1605 #define BCE_MISC_SM_ASF_CONTROL_HB_TO (1L<<3)
1606 #define BCE_MISC_SM_ASF_CONTROL_PA_TO (1L<<4)
1607 #define BCE_MISC_SM_ASF_CONTROL_PL_TO (1L<<5)
1608 #define BCE_MISC_SM_ASF_CONTROL_RT_TO (1L<<6)
1609 #define BCE_MISC_SM_ASF_CONTROL_SMB_EVENT (1L<<7)
1610 #define BCE_MISC_SM_ASF_CONTROL_STRETCH_EN (1L<<8)
1611 #define BCE_MISC_SM_ASF_CONTROL_STRETCH_PULSE (1L<<9)
1612 #define BCE_MISC_SM_ASF_CONTROL_RES (0x3L<<10)
1613 #define BCE_MISC_SM_ASF_CONTROL_SMB_EN (1L<<12)
1614 #define BCE_MISC_SM_ASF_CONTROL_SMB_BB_EN (1L<<13)
1615 #define BCE_MISC_SM_ASF_CONTROL_SMB_NO_ADDR_FILT (1L<<14)
1616 #define BCE_MISC_SM_ASF_CONTROL_SMB_AUTOREAD (1L<<15)
1617 #define BCE_MISC_SM_ASF_CONTROL_NIC_SMB_ADDR1 (0x7fL<<16)
1618 #define BCE_MISC_SM_ASF_CONTROL_NIC_SMB_ADDR2 (0x7fL<<23)
1619 #define BCE_MISC_SM_ASF_CONTROL_EN_NIC_SMB_ADDR_0 (1L<<30)
1620 #define BCE_MISC_SM_ASF_CONTROL_SMB_EARLY_ATTN (1L<<31)
1622 #define BCE_MISC_SMB_IN 0x00000884
1623 #define BCE_MISC_SMB_IN_DAT_IN (0xffL<<0)
1624 #define BCE_MISC_SMB_IN_RDY (1L<<8)
1625 #define BCE_MISC_SMB_IN_DONE (1L<<9)
1626 #define BCE_MISC_SMB_IN_FIRSTBYTE (1L<<10)
1627 #define BCE_MISC_SMB_IN_STATUS (0x7L<<11)
1628 #define BCE_MISC_SMB_IN_STATUS_OK (0x0L<<11)
1629 #define BCE_MISC_SMB_IN_STATUS_PEC (0x1L<<11)
1630 #define BCE_MISC_SMB_IN_STATUS_OFLOW (0x2L<<11)
1631 #define BCE_MISC_SMB_IN_STATUS_STOP (0x3L<<11)
1632 #define BCE_MISC_SMB_IN_STATUS_TIMEOUT (0x4L<<11)
1634 #define BCE_MISC_SMB_OUT 0x00000888
1635 #define BCE_MISC_SMB_OUT_DAT_OUT (0xffL<<0)
1636 #define BCE_MISC_SMB_OUT_RDY (1L<<8)
1637 #define BCE_MISC_SMB_OUT_START (1L<<9)
1638 #define BCE_MISC_SMB_OUT_LAST (1L<<10)
1639 #define BCE_MISC_SMB_OUT_ACC_TYPE (1L<<11)
1640 #define BCE_MISC_SMB_OUT_ENB_PEC (1L<<12)
1641 #define BCE_MISC_SMB_OUT_GET_RX_LEN (1L<<13)
1642 #define BCE_MISC_SMB_OUT_SMB_READ_LEN (0x3fL<<14)
1643 #define BCE_MISC_SMB_OUT_SMB_OUT_STATUS (0xfL<<20)
1644 #define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_OK (0L<<20)
1645 #define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_FIRST_NACK (1L<<20)
1646 #define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_UFLOW (2L<<20)
1647 #define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_STOP (3L<<20)
1648 #define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_TIMEOUT (4L<<20)
1649 #define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_FIRST_LOST (5L<<20)
1650 #define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_BADACK (6L<<20)
1651 #define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_SUB_NACK (9L<<20)
1652 #define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_SUB_LOST (0xdL<<20)
1653 #define BCE_MISC_SMB_OUT_SMB_OUT_SLAVEMODE (1L<<24)
1654 #define BCE_MISC_SMB_OUT_SMB_OUT_DAT_EN (1L<<25)
1655 #define BCE_MISC_SMB_OUT_SMB_OUT_DAT_IN (1L<<26)
1656 #define BCE_MISC_SMB_OUT_SMB_OUT_CLK_EN (1L<<27)
1657 #define BCE_MISC_SMB_OUT_SMB_OUT_CLK_IN (1L<<28)
1659 #define BCE_MISC_SMB_WATCHDOG 0x0000088c
1660 #define BCE_MISC_SMB_WATCHDOG_WATCHDOG (0xffffL<<0)
1662 #define BCE_MISC_SMB_HEARTBEAT 0x00000890
1663 #define BCE_MISC_SMB_HEARTBEAT_HEARTBEAT (0xffffL<<0)
1665 #define BCE_MISC_SMB_POLL_ASF 0x00000894
1666 #define BCE_MISC_SMB_POLL_ASF_POLL_ASF (0xffffL<<0)
1668 #define BCE_MISC_SMB_POLL_LEGACY 0x00000898
1669 #define BCE_MISC_SMB_POLL_LEGACY_POLL_LEGACY (0xffffL<<0)
1671 #define BCE_MISC_SMB_RETRAN 0x0000089c
1672 #define BCE_MISC_SMB_RETRAN_RETRAN (0xffL<<0)
1674 #define BCE_MISC_SMB_TIMESTAMP 0x000008a0
1675 #define BCE_MISC_SMB_TIMESTAMP_TIMESTAMP (0xffffffffL<<0)
1677 #define BCE_MISC_PERR_ENA0 0x000008a4
1678 #define BCE_MISC_PERR_ENA0_COM_MISC_CTXC (1L<<0)
1679 #define BCE_MISC_PERR_ENA0_COM_MISC_REGF (1L<<1)
1680 #define BCE_MISC_PERR_ENA0_COM_MISC_SCPAD (1L<<2)
1681 #define BCE_MISC_PERR_ENA0_CP_MISC_CTXC (1L<<3)
1682 #define BCE_MISC_PERR_ENA0_CP_MISC_REGF (1L<<4)
1683 #define BCE_MISC_PERR_ENA0_CP_MISC_SCPAD (1L<<5)
1684 #define BCE_MISC_PERR_ENA0_CS_MISC_TMEM (1L<<6)
1685 #define BCE_MISC_PERR_ENA0_CTX_MISC_ACCM0 (1L<<7)
1686 #define BCE_MISC_PERR_ENA0_CTX_MISC_ACCM1 (1L<<8)
1687 #define BCE_MISC_PERR_ENA0_CTX_MISC_ACCM2 (1L<<9)
1688 #define BCE_MISC_PERR_ENA0_CTX_MISC_ACCM3 (1L<<10)
1689 #define BCE_MISC_PERR_ENA0_CTX_MISC_ACCM4 (1L<<11)
1690 #define BCE_MISC_PERR_ENA0_CTX_MISC_ACCM5 (1L<<12)
1691 #define BCE_MISC_PERR_ENA0_CTX_MISC_PGTBL (1L<<13)
1692 #define BCE_MISC_PERR_ENA0_DMAE_MISC_DR0 (1L<<14)
1693 #define BCE_MISC_PERR_ENA0_DMAE_MISC_DR1 (1L<<15)
1694 #define BCE_MISC_PERR_ENA0_DMAE_MISC_DR2 (1L<<16)
1695 #define BCE_MISC_PERR_ENA0_DMAE_MISC_DR3 (1L<<17)
1696 #define BCE_MISC_PERR_ENA0_DMAE_MISC_DR4 (1L<<18)
1697 #define BCE_MISC_PERR_ENA0_DMAE_MISC_DW0 (1L<<19)
1698 #define BCE_MISC_PERR_ENA0_DMAE_MISC_DW1 (1L<<20)
1699 #define BCE_MISC_PERR_ENA0_DMAE_MISC_DW2 (1L<<21)
1700 #define BCE_MISC_PERR_ENA0_HC_MISC_DMA (1L<<22)
1701 #define BCE_MISC_PERR_ENA0_MCP_MISC_REGF (1L<<23)
1702 #define BCE_MISC_PERR_ENA0_MCP_MISC_SCPAD (1L<<24)
1703 #define BCE_MISC_PERR_ENA0_MQ_MISC_CTX (1L<<25)
1704 #define BCE_MISC_PERR_ENA0_RBDC_MISC (1L<<26)
1705 #define BCE_MISC_PERR_ENA0_RBUF_MISC_MB (1L<<27)
1706 #define BCE_MISC_PERR_ENA0_RBUF_MISC_PTR (1L<<28)
1707 #define BCE_MISC_PERR_ENA0_RDE_MISC_RPC (1L<<29)
1708 #define BCE_MISC_PERR_ENA0_RDE_MISC_RPM (1L<<30)
1709 #define BCE_MISC_PERR_ENA0_RV2P_MISC_CB0REGS (1L<<31)
1710 #define BCE_MISC_PERR_ENA0_COM_DMAE_PERR_EN_XI (1L<<0)
1711 #define BCE_MISC_PERR_ENA0_CP_DMAE_PERR_EN_XI (1L<<1)
1712 #define BCE_MISC_PERR_ENA0_RPM_ACPIBEMEM_PERR_EN_XI (1L<<2)
1713 #define BCE_MISC_PERR_ENA0_CTX_USAGE_CNT_PERR_EN_XI (1L<<3)
1714 #define BCE_MISC_PERR_ENA0_CTX_PGTBL_PERR_EN_XI (1L<<4)
1715 #define BCE_MISC_PERR_ENA0_CTX_CACHE_PERR_EN_XI (1L<<5)
1716 #define BCE_MISC_PERR_ENA0_CTX_MIRROR_PERR_EN_XI (1L<<6)
1717 #define BCE_MISC_PERR_ENA0_COM_CTXC_PERR_EN_XI (1L<<7)
1718 #define BCE_MISC_PERR_ENA0_COM_SCPAD_PERR_EN_XI (1L<<8)
1719 #define BCE_MISC_PERR_ENA0_CP_CTXC_PERR_EN_XI (1L<<9)
1720 #define BCE_MISC_PERR_ENA0_CP_SCPAD_PERR_EN_XI (1L<<10)
1721 #define BCE_MISC_PERR_ENA0_RXP_RBUFC_PERR_EN_XI (1L<<11)
1722 #define BCE_MISC_PERR_ENA0_RXP_CTXC_PERR_EN_XI (1L<<12)
1723 #define BCE_MISC_PERR_ENA0_RXP_SCPAD_PERR_EN_XI (1L<<13)
1724 #define BCE_MISC_PERR_ENA0_TPAT_SCPAD_PERR_EN_XI (1L<<14)
1725 #define BCE_MISC_PERR_ENA0_TXP_CTXC_PERR_EN_XI (1L<<15)
1726 #define BCE_MISC_PERR_ENA0_TXP_SCPAD_PERR_EN_XI (1L<<16)
1727 #define BCE_MISC_PERR_ENA0_CS_TMEM_PERR_EN_XI (1L<<17)
1728 #define BCE_MISC_PERR_ENA0_MQ_CTX_PERR_EN_XI (1L<<18)
1729 #define BCE_MISC_PERR_ENA0_RPM_DFIFOMEM_PERR_EN_XI (1L<<19)
1730 #define BCE_MISC_PERR_ENA0_RPC_DFIFOMEM_PERR_EN_XI (1L<<20)
1731 #define BCE_MISC_PERR_ENA0_RBUF_PTRMEM_PERR_EN_XI (1L<<21)
1732 #define BCE_MISC_PERR_ENA0_RBUF_DATAMEM_PERR_EN_XI (1L<<22)
1733 #define BCE_MISC_PERR_ENA0_RV2P_P2IRAM_PERR_EN_XI (1L<<23)
1734 #define BCE_MISC_PERR_ENA0_RV2P_P1IRAM_PERR_EN_XI (1L<<24)
1735 #define BCE_MISC_PERR_ENA0_RV2P_CB1REGS_PERR_EN_XI (1L<<25)
1736 #define BCE_MISC_PERR_ENA0_RV2P_CB0REGS_PERR_EN_XI (1L<<26)
1737 #define BCE_MISC_PERR_ENA0_TPBUF_PERR_EN_XI (1L<<27)
1738 #define BCE_MISC_PERR_ENA0_THBUF_PERR_EN_XI (1L<<28)
1739 #define BCE_MISC_PERR_ENA0_TDMA_PERR_EN_XI (1L<<29)
1740 #define BCE_MISC_PERR_ENA0_TBDC_PERR_EN_XI (1L<<30)
1741 #define BCE_MISC_PERR_ENA0_TSCH_LR_PERR_EN_XI (1L<<31)
1743 #define BCE_MISC_PERR_ENA1 0x000008a8
1744 #define BCE_MISC_PERR_ENA1_RV2P_MISC_CB1REGS (1L<<0)
1745 #define BCE_MISC_PERR_ENA1_RV2P_MISC_P1IRAM (1L<<1)
1746 #define BCE_MISC_PERR_ENA1_RV2P_MISC_P2IRAM (1L<<2)
1747 #define BCE_MISC_PERR_ENA1_RXP_MISC_CTXC (1L<<3)
1748 #define BCE_MISC_PERR_ENA1_RXP_MISC_REGF (1L<<4)
1749 #define BCE_MISC_PERR_ENA1_RXP_MISC_SCPAD (1L<<5)
1750 #define BCE_MISC_PERR_ENA1_RXP_MISC_RBUFC (1L<<6)
1751 #define BCE_MISC_PERR_ENA1_TBDC_MISC (1L<<7)
1752 #define BCE_MISC_PERR_ENA1_TDMA_MISC (1L<<8)
1753 #define BCE_MISC_PERR_ENA1_THBUF_MISC_MB0 (1L<<9)
1754 #define BCE_MISC_PERR_ENA1_THBUF_MISC_MB1 (1L<<10)
1755 #define BCE_MISC_PERR_ENA1_TPAT_MISC_REGF (1L<<11)
1756 #define BCE_MISC_PERR_ENA1_TPAT_MISC_SCPAD (1L<<12)
1757 #define BCE_MISC_PERR_ENA1_TPBUF_MISC_MB (1L<<13)
1758 #define BCE_MISC_PERR_ENA1_TSCH_MISC_LR (1L<<14)
1759 #define BCE_MISC_PERR_ENA1_TXP_MISC_CTXC (1L<<15)
1760 #define BCE_MISC_PERR_ENA1_TXP_MISC_REGF (1L<<16)
1761 #define BCE_MISC_PERR_ENA1_TXP_MISC_SCPAD (1L<<17)
1762 #define BCE_MISC_PERR_ENA1_UMP_MISC_FIORX (1L<<18)
1763 #define BCE_MISC_PERR_ENA1_UMP_MISC_FIOTX (1L<<19)
1764 #define BCE_MISC_PERR_ENA1_UMP_MISC_RX (1L<<20)
1765 #define BCE_MISC_PERR_ENA1_UMP_MISC_TX (1L<<21)
1766 #define BCE_MISC_PERR_ENA1_RDMAQ_MISC (1L<<22)
1767 #define BCE_MISC_PERR_ENA1_CSQ_MISC (1L<<23)
1768 #define BCE_MISC_PERR_ENA1_CPQ_MISC (1L<<24)
1769 #define BCE_MISC_PERR_ENA1_MCPQ_MISC (1L<<25)
1770 #define BCE_MISC_PERR_ENA1_RV2PMQ_MISC (1L<<26)
1771 #define BCE_MISC_PERR_ENA1_RV2PPQ_MISC (1L<<27)
1772 #define BCE_MISC_PERR_ENA1_RV2PTQ_MISC (1L<<28)
1773 #define BCE_MISC_PERR_ENA1_RXPQ_MISC (1L<<29)
1774 #define BCE_MISC_PERR_ENA1_RXPCQ_MISC (1L<<30)
1775 #define BCE_MISC_PERR_ENA1_RLUPQ_MISC (1L<<31)
1776 #define BCE_MISC_PERR_ENA1_RBDC_PERR_EN_XI (1L<<0)
1777 #define BCE_MISC_PERR_ENA1_RDMA_DFIFO_PERR_EN_XI (1L<<2)
1778 #define BCE_MISC_PERR_ENA1_HC_STATS_PERR_EN_XI (1L<<3)
1779 #define BCE_MISC_PERR_ENA1_HC_MSIX_PERR_EN_XI (1L<<4)
1780 #define BCE_MISC_PERR_ENA1_HC_PRODUCSTB_PERR_EN_XI (1L<<5)
1781 #define BCE_MISC_PERR_ENA1_HC_CONSUMSTB_PERR_EN_XI (1L<<6)
1782 #define BCE_MISC_PERR_ENA1_TPATQ_PERR_EN_XI (1L<<7)
1783 #define BCE_MISC_PERR_ENA1_MCPQ_PERR_EN_XI (1L<<8)
1784 #define BCE_MISC_PERR_ENA1_TDMAQ_PERR_EN_XI (1L<<9)
1785 #define BCE_MISC_PERR_ENA1_TXPQ_PERR_EN_XI (1L<<10)
1786 #define BCE_MISC_PERR_ENA1_COMTQ_PERR_EN_XI (1L<<11)
1787 #define BCE_MISC_PERR_ENA1_COMQ_PERR_EN_XI (1L<<12)
1788 #define BCE_MISC_PERR_ENA1_RLUPQ_PERR_EN_XI (1L<<13)
1789 #define BCE_MISC_PERR_ENA1_RXPQ_PERR_EN_XI (1L<<14)
1790 #define BCE_MISC_PERR_ENA1_RV2PPQ_PERR_EN_XI (1L<<15)
1791 #define BCE_MISC_PERR_ENA1_RDMAQ_PERR_EN_XI (1L<<16)
1792 #define BCE_MISC_PERR_ENA1_TASQ_PERR_EN_XI (1L<<17)
1793 #define BCE_MISC_PERR_ENA1_TBDRQ_PERR_EN_XI (1L<<18)
1794 #define BCE_MISC_PERR_ENA1_TSCHQ_PERR_EN_XI (1L<<19)
1795 #define BCE_MISC_PERR_ENA1_COMXQ_PERR_EN_XI (1L<<20)
1796 #define BCE_MISC_PERR_ENA1_RXPCQ_PERR_EN_XI (1L<<21)
1797 #define BCE_MISC_PERR_ENA1_RV2PTQ_PERR_EN_XI (1L<<22)
1798 #define BCE_MISC_PERR_ENA1_RV2PMQ_PERR_EN_XI (1L<<23)
1799 #define BCE_MISC_PERR_ENA1_CPQ_PERR_EN_XI (1L<<24)
1800 #define BCE_MISC_PERR_ENA1_CSQ_PERR_EN_XI (1L<<25)
1801 #define BCE_MISC_PERR_ENA1_RLUP_CID_PERR_EN_XI (1L<<26)
1802 #define BCE_MISC_PERR_ENA1_RV2PCS_TMEM_PERR_EN_XI (1L<<27)
1803 #define BCE_MISC_PERR_ENA1_RV2PCSQ_PERR_EN_XI (1L<<28)
1804 #define BCE_MISC_PERR_ENA1_MQ_IDX_PERR_EN_XI (1L<<29)
1806 #define BCE_MISC_PERR_ENA2 0x000008ac
1807 #define BCE_MISC_PERR_ENA2_COMQ_MISC (1L<<0)
1808 #define BCE_MISC_PERR_ENA2_COMXQ_MISC (1L<<1)
1809 #define BCE_MISC_PERR_ENA2_COMTQ_MISC (1L<<2)
1810 #define BCE_MISC_PERR_ENA2_TSCHQ_MISC (1L<<3)
1811 #define BCE_MISC_PERR_ENA2_TBDRQ_MISC (1L<<4)
1812 #define BCE_MISC_PERR_ENA2_TXPQ_MISC (1L<<5)
1813 #define BCE_MISC_PERR_ENA2_TDMAQ_MISC (1L<<6)
1814 #define BCE_MISC_PERR_ENA2_TPATQ_MISC (1L<<7)
1815 #define BCE_MISC_PERR_ENA2_TASQ_MISC (1L<<8)
1816 #define BCE_MISC_PERR_ENA2_TGT_FIFO_PERR_EN_XI (1L<<0)
1817 #define BCE_MISC_PERR_ENA2_UMP_TX_PERR_EN_XI (1L<<1)
1818 #define BCE_MISC_PERR_ENA2_UMP_RX_PERR_EN_XI (1L<<2)
1819 #define BCE_MISC_PERR_ENA2_MCP_ROM_PERR_EN_XI (1L<<3)
1820 #define BCE_MISC_PERR_ENA2_MCP_SCPAD_PERR_EN_XI (1L<<4)
1821 #define BCE_MISC_PERR_ENA2_HB_MEM_PERR_EN_XI (1L<<5)
1822 #define BCE_MISC_PERR_ENA2_PCIE_REPLAY_PERR_EN_XI (1L<<6)
1824 #define BCE_MISC_DEBUG_VECTOR_SEL 0x000008b0
1825 #define BCE_MISC_DEBUG_VECTOR_SEL_0 (0xfffL<<0)
1826 #define BCE_MISC_DEBUG_VECTOR_SEL_1 (0xfffL<<12)
1827 #define BCE_MISC_DEBUG_VECTOR_SEL_1_XI (0xfffL<<15)
1829 #define BCE_MISC_VREG_CONTROL 0x000008b4
1830 #define BCE_MISC_VREG_CONTROL_1_2 (0xfL<<0)
1831 #define BCE_MISC_VREG_CONTROL_1_0_MAIN_XI (0xfL<<0)
1832 #define BCE_MISC_VREG_CONTROL_1_0_MAIN_PLUS14_XI (0L<<0)
1833 #define BCE_MISC_VREG_CONTROL_1_0_MAIN_PLUS12_XI (1L<<0)
1834 #define BCE_MISC_VREG_CONTROL_1_0_MAIN_PLUS10_XI (2L<<0)
1835 #define BCE_MISC_VREG_CONTROL_1_0_MAIN_PLUS8_XI (3L<<0)
1836 #define BCE_MISC_VREG_CONTROL_1_0_MAIN_PLUS6_XI (4L<<0)
1837 #define BCE_MISC_VREG_CONTROL_1_0_MAIN_PLUS4_XI (5L<<0)
1838 #define BCE_MISC_VREG_CONTROL_1_0_MAIN_PLUS2_XI (6L<<0)
1839 #define BCE_MISC_VREG_CONTROL_1_0_MAIN_NOM_XI (7L<<0)
1840 #define BCE_MISC_VREG_CONTROL_1_0_MAIN_MINUS2_XI (8L<<0)
1841 #define BCE_MISC_VREG_CONTROL_1_0_MAIN_MINUS4_XI (9L<<0)
1842 #define BCE_MISC_VREG_CONTROL_1_0_MAIN_MINUS6_XI (10L<<0)
1843 #define BCE_MISC_VREG_CONTROL_1_0_MAIN_MINUS8_XI (11L<<0)
1844 #define BCE_MISC_VREG_CONTROL_1_0_MAIN_MINUS10_XI (12L<<0)
1845 #define BCE_MISC_VREG_CONTROL_1_0_MAIN_MINUS12_XI (13L<<0)
1846 #define BCE_MISC_VREG_CONTROL_1_0_MAIN_MINUS14_XI (14L<<0)
1847 #define BCE_MISC_VREG_CONTROL_1_0_MAIN_MINUS16_XI (15L<<0)
1848 #define BCE_MISC_VREG_CONTROL_2_5 (0xfL<<4)
1849 #define BCE_MISC_VREG_CONTROL_2_5_PLUS14 (0L<<4)
1850 #define BCE_MISC_VREG_CONTROL_2_5_PLUS12 (1L<<4)
1851 #define BCE_MISC_VREG_CONTROL_2_5_PLUS10 (2L<<4)
1852 #define BCE_MISC_VREG_CONTROL_2_5_PLUS8 (3L<<4)
1853 #define BCE_MISC_VREG_CONTROL_2_5_PLUS6 (4L<<4)
1854 #define BCE_MISC_VREG_CONTROL_2_5_PLUS4 (5L<<4)
1855 #define BCE_MISC_VREG_CONTROL_2_5_PLUS2 (6L<<4)
1856 #define BCE_MISC_VREG_CONTROL_2_5_NOM (7L<<4)
1857 #define BCE_MISC_VREG_CONTROL_2_5_MINUS2 (8L<<4)
1858 #define BCE_MISC_VREG_CONTROL_2_5_MINUS4 (9L<<4)
1859 #define BCE_MISC_VREG_CONTROL_2_5_MINUS6 (10L<<4)
1860 #define BCE_MISC_VREG_CONTROL_2_5_MINUS8 (11L<<4)
1861 #define BCE_MISC_VREG_CONTROL_2_5_MINUS10 (12L<<4)
1862 #define BCE_MISC_VREG_CONTROL_2_5_MINUS12 (13L<<4)
1863 #define BCE_MISC_VREG_CONTROL_2_5_MINUS14 (14L<<4)
1864 #define BCE_MISC_VREG_CONTROL_2_5_MINUS16 (15L<<4)
1865 #define BCE_MISC_VREG_CONTROL_1_0_MGMT (0xfL<<8)
1866 #define BCE_MISC_VREG_CONTROL_1_0_MGMT_PLUS14 (0L<<8)
1867 #define BCE_MISC_VREG_CONTROL_1_0_MGMT_PLUS12 (1L<<8)
1868 #define BCE_MISC_VREG_CONTROL_1_0_MGMT_PLUS10 (2L<<8)
1869 #define BCE_MISC_VREG_CONTROL_1_0_MGMT_PLUS8 (3L<<8)
1870 #define BCE_MISC_VREG_CONTROL_1_0_MGMT_PLUS6 (4L<<8)
1871 #define BCE_MISC_VREG_CONTROL_1_0_MGMT_PLUS4 (5L<<8)
1872 #define BCE_MISC_VREG_CONTROL_1_0_MGMT_PLUS2 (6L<<8)
1873 #define BCE_MISC_VREG_CONTROL_1_0_MGMT_NOM (7L<<8)
1874 #define BCE_MISC_VREG_CONTROL_1_0_MGMT_MINUS2 (8L<<8)
1875 #define BCE_MISC_VREG_CONTROL_1_0_MGMT_MINUS4 (9L<<8)
1876 #define BCE_MISC_VREG_CONTROL_1_0_MGMT_MINUS6 (10L<<8)
1877 #define BCE_MISC_VREG_CONTROL_1_0_MGMT_MINUS8 (11L<<8)
1878 #define BCE_MISC_VREG_CONTROL_1_0_MGMT_MINUS10 (12L<<8)
1879 #define BCE_MISC_VREG_CONTROL_1_0_MGMT_MINUS12 (13L<<8)
1880 #define BCE_MISC_VREG_CONTROL_1_0_MGMT_MINUS14 (14L<<8)
1881 #define BCE_MISC_VREG_CONTROL_1_0_MGMT_MINUS16 (15L<<8)
1883 #define BCE_MISC_FINAL_CLK_CTL_VAL 0x000008b8
1884 #define BCE_MISC_FINAL_CLK_CTL_VAL_MISC_FINAL_CLK_CTL_VAL (0x3ffffffL<<6)
1886 #define BCE_MISC_GP_HW_CTL0 0x000008bc
1887 #define BCE_MISC_GP_HW_CTL0_TX_DRIVE (1L<<0)
1888 #define BCE_MISC_GP_HW_CTL0_RMII_MODE (1L<<1)
1889 #define BCE_MISC_GP_HW_CTL0_RMII_CRSDV_SEL (1L<<2)
1890 #define BCE_MISC_GP_HW_CTL0_RVMII_MODE (1L<<3)
1891 #define BCE_MISC_GP_HW_CTL0_FLASH_SAMP_SCLK_NEGEDGE_TE (1L<<4)
1892 #define BCE_MISC_GP_HW_CTL0_HIDDEN_REVISION_ID_TE (1L<<5)
1893 #define BCE_MISC_GP_HW_CTL0_HC_CNTL_TMOUT_CTR_RST_TE (1L<<6)
1894 #define BCE_MISC_GP_HW_CTL0_RESERVED1_XI (0x7L<<4)
1895 #define BCE_MISC_GP_HW_CTL0_ENA_CORE_RST_ON_MAIN_PWR_GOING_AWAY (1L<<7)
1896 #define BCE_MISC_GP_HW_CTL0_ENA_SEL_VAUX_B_IN_L2_TE (1L<<8)
1897 #define BCE_MISC_GP_HW_CTL0_GRC_BNK_FREE_FIX_TE (1L<<9)
1898 #define BCE_MISC_GP_HW_CTL0_LED_ACT_SEL_TE (1L<<10)
1899 #define BCE_MISC_GP_HW_CTL0_RESERVED2_XI (0x7L<<8)
1900 #define BCE_MISC_GP_HW_CTL0_UP1_DEF0 (1L<<11)
1901 #define BCE_MISC_GP_HW_CTL0_FIBER_MODE_DIS_DEF (1L<<12)
1902 #define BCE_MISC_GP_HW_CTL0_FORCE2500_DEF (1L<<13)
1903 #define BCE_MISC_GP_HW_CTL0_AUTODETECT_DIS_DEF (1L<<14)
1904 #define BCE_MISC_GP_HW_CTL0_PARALLEL_DETECT_DEF (1L<<15)
1905 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_DAI (0xfL<<16)
1906 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_DAI_3MA (0L<<16)
1907 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_DAI_2P5MA (1L<<16)
1908 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_DAI_2P0MA (3L<<16)
1909 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_DAI_1P5MA (5L<<16)
1910 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_DAI_1P0MA (7L<<16)
1911 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_DAI_PWRDN (15L<<16)
1912 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_PRE2DIS (1L<<20)
1913 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_PRE1DIS (1L<<21)
1914 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_CTAT (0x3L<<22)
1915 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_CTAT_M6P (0L<<22)
1916 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_CTAT_M0P (1L<<22)
1917 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_CTAT_P0P (2L<<22)
1918 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_CTAT_P6P (3L<<22)
1919 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_PTAT (0x3L<<24)
1920 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_PTAT_M6P (0L<<24)
1921 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_PTAT_M0P (1L<<24)
1922 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_PTAT_P0P (2L<<24)
1923 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_PTAT_P6P (3L<<24)
1924 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ (0x3L<<26)
1925 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ_240UA (0L<<26)
1926 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ_160UA (1L<<26)
1927 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ_400UA (2L<<26)
1928 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ_320UA (3L<<26)
1929 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ (0x3L<<28)
1930 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ_240UA (0L<<28)
1931 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ_160UA (1L<<28)
1932 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ_400UA (2L<<28)
1933 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ_320UA (3L<<28)
1934 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ (0x3L<<30)
1935 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ_1P57 (0L<<30)
1936 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ_1P45 (1L<<30)
1937 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ_1P62 (2L<<30)
1938 #define BCE_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ_1P66 (3L<<30)
1940 #define BCE_MISC_GP_HW_CTL1 0x000008c0
1941 #define BCE_MISC_GP_HW_CTL1_1_ATTN_BTN_PRSNT_TE (1L<<0)
1942 #define BCE_MISC_GP_HW_CTL1_1_ATTN_IND_PRSNT_TE (1L<<1)
1943 #define BCE_MISC_GP_HW_CTL1_1_PWR_IND_PRSNT_TE (1L<<2)
1944 #define BCE_MISC_GP_HW_CTL1_0_PCIE_LOOPBACK_TE (1L<<3)
1945 #define BCE_MISC_GP_HW_CTL1_RESERVED_SOFT_XI (0xffffL<<0)
1946 #define BCE_MISC_GP_HW_CTL1_RESERVED_HARD_XI (0xffffL<<16)
1948 #define BCE_MISC_NEW_HW_CTL 0x000008c4
1949 #define BCE_MISC_NEW_HW_CTL_MAIN_POR_BYPASS (1L<<0)
1950 #define BCE_MISC_NEW_HW_CTL_RINGOSC_ENABLE (1L<<1)
1951 #define BCE_MISC_NEW_HW_CTL_RINGOSC_SEL0 (1L<<2)
1952 #define BCE_MISC_NEW_HW_CTL_RINGOSC_SEL1 (1L<<3)
1953 #define BCE_MISC_NEW_HW_CTL_RESERVED_SHARED (0xfffL<<4)
1954 #define BCE_MISC_NEW_HW_CTL_RESERVED_SPLIT (0xffffL<<16)
1956 #define BCE_MISC_NEW_CORE_CTL 0x000008c8
1957 #define BCE_MISC_NEW_CORE_CTL_LINK_HOLDOFF_SUCCESS (1L<<0)
1958 #define BCE_MISC_NEW_CORE_CTL_LINK_HOLDOFF_REQ (1L<<1)
1959 #define BCE_MISC_NEW_CORE_CTL_DMA_ENABLE (1L<<16)
1960 #define BCE_MISC_NEW_CORE_CTL_RESERVED_CMN (0x3fffL<<2)
1961 #define BCE_MISC_NEW_CORE_CTL_RESERVED_TC (0xffffL<<16)
1963 #define BCE_MISC_ECO_HW_CTL 0x000008cc
1964 #define BCE_MISC_ECO_HW_CTL_LARGE_GRC_TMOUT_EN (1L<<0)
1965 #define BCE_MISC_ECO_HW_CTL_RESERVED_SOFT (0x7fffL<<1)
1966 #define BCE_MISC_ECO_HW_CTL_RESERVED_HARD (0xffffL<<16)
1968 #define BCE_MISC_ECO_CORE_CTL 0x000008d0
1969 #define BCE_MISC_ECO_CORE_CTL_RESERVED_SOFT (0xffffL<<0)
1970 #define BCE_MISC_ECO_CORE_CTL_RESERVED_HARD (0xffffL<<16)
1972 #define BCE_MISC_PPIO 0x000008d4
1973 #define BCE_MISC_PPIO_VALUE (0xfL<<0)
1974 #define BCE_MISC_PPIO_SET (0xfL<<8)
1975 #define BCE_MISC_PPIO_CLR (0xfL<<16)
1976 #define BCE_MISC_PPIO_FLOAT (0xfL<<24)
1978 #define BCE_MISC_PPIO_INT 0x000008d8
1979 #define BCE_MISC_PPIO_INT_INT_STATE (0xfL<<0)
1980 #define BCE_MISC_PPIO_INT_OLD_VALUE (0xfL<<8)
1981 #define BCE_MISC_PPIO_INT_OLD_SET (0xfL<<16)
1982 #define BCE_MISC_PPIO_INT_OLD_CLR (0xfL<<24)
1984 #define BCE_MISC_RESET_NUMS 0x000008dc
1985 #define BCE_MISC_RESET_NUMS_NUM_HARD_RESETS (0x7L<<0)
1986 #define BCE_MISC_RESET_NUMS_NUM_PCIE_RESETS (0x7L<<4)
1987 #define BCE_MISC_RESET_NUMS_NUM_PERSTB_RESETS (0x7L<<8)
1988 #define BCE_MISC_RESET_NUMS_NUM_CMN_RESETS (0x7L<<12)
1989 #define BCE_MISC_RESET_NUMS_NUM_PORT_RESETS (0x7L<<16)
1991 #define BCE_MISC_CS16_ERR 0x000008e0
1992 #define BCE_MISC_CS16_ERR_ENA_PCI (1L<<0)
1993 #define BCE_MISC_CS16_ERR_ENA_RDMA (1L<<1)
1994 #define BCE_MISC_CS16_ERR_ENA_TDMA (1L<<2)
1995 #define BCE_MISC_CS16_ERR_ENA_EMAC (1L<<3)
1996 #define BCE_MISC_CS16_ERR_ENA_CTX (1L<<4)
1997 #define BCE_MISC_CS16_ERR_ENA_TBDR (1L<<5)
1998 #define BCE_MISC_CS16_ERR_ENA_RBDC (1L<<6)
1999 #define BCE_MISC_CS16_ERR_ENA_COM (1L<<7)
2000 #define BCE_MISC_CS16_ERR_ENA_CP (1L<<8)
2001 #define BCE_MISC_CS16_ERR_STA_PCI (1L<<16)
2002 #define BCE_MISC_CS16_ERR_STA_RDMA (1L<<17)
2003 #define BCE_MISC_CS16_ERR_STA_TDMA (1L<<18)
2004 #define BCE_MISC_CS16_ERR_STA_EMAC (1L<<19)
2005 #define BCE_MISC_CS16_ERR_STA_CTX (1L<<20)
2006 #define BCE_MISC_CS16_ERR_STA_TBDR (1L<<21)
2007 #define BCE_MISC_CS16_ERR_STA_RBDC (1L<<22)
2008 #define BCE_MISC_CS16_ERR_STA_COM (1L<<23)
2009 #define BCE_MISC_CS16_ERR_STA_CP (1L<<24)
2011 #define BCE_MISC_SPIO_EVENT 0x000008e4
2012 #define BCE_MISC_SPIO_EVENT_ENABLE (0xffL<<0)
2014 #define BCE_MISC_PPIO_EVENT 0x000008e8
2015 #define BCE_MISC_PPIO_EVENT_ENABLE (0xfL<<0)
2017 #define BCE_MISC_DUAL_MEDIA_CTRL 0x000008ec
2018 #define BCE_MISC_DUAL_MEDIA_CTRL_BOND_ID (0xffL<<0)
2019 #define BCE_MISC_DUAL_MEDIA_CTRL_BOND_ID_X (0L<<0)
2020 #define BCE_MISC_DUAL_MEDIA_CTRL_BOND_ID_C (3L<<0)
2021 #define BCE_MISC_DUAL_MEDIA_CTRL_BOND_ID_S (12L<<0)
2022 #define BCE_MISC_DUAL_MEDIA_CTRL_PHY_CTRL_STRAP (0x7L<<8)
2023 #define BCE_MISC_DUAL_MEDIA_CTRL_PORT_SWAP_PIN (1L<<11)
2024 #define BCE_MISC_DUAL_MEDIA_CTRL_SERDES1_SIGDET (1L<<12)
2025 #define BCE_MISC_DUAL_MEDIA_CTRL_SERDES0_SIGDET (1L<<13)
2026 #define BCE_MISC_DUAL_MEDIA_CTRL_PHY1_SIGDET (1L<<14)
2027 #define BCE_MISC_DUAL_MEDIA_CTRL_PHY0_SIGDET (1L<<15)
2028 #define BCE_MISC_DUAL_MEDIA_CTRL_LCPLL_RST (1L<<16)
2029 #define BCE_MISC_DUAL_MEDIA_CTRL_SERDES1_RST (1L<<17)
2030 #define BCE_MISC_DUAL_MEDIA_CTRL_SERDES0_RST (1L<<18)
2031 #define BCE_MISC_DUAL_MEDIA_CTRL_PHY1_RST (1L<<19)
2032 #define BCE_MISC_DUAL_MEDIA_CTRL_PHY0_RST (1L<<20)
2033 #define BCE_MISC_DUAL_MEDIA_CTRL_PHY_CTRL (0x7L<<21)
2034 #define BCE_MISC_DUAL_MEDIA_CTRL_PORT_SWAP (1L<<24)
2035 #define BCE_MISC_DUAL_MEDIA_CTRL_STRAP_OVERRIDE (1L<<25)
2036 #define BCE_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ (0xfL<<26)
2037 #define BCE_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_SER1_IDDQ (1L<<26)
2038 #define BCE_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_SER0_IDDQ (2L<<26)
2039 #define BCE_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_PHY1_IDDQ (4L<<26)
2040 #define BCE_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_PHY0_IDDQ (8L<<26)
2042 #define BCE_MISC_OTP_CMD1 0x000008f0
2043 #define BCE_MISC_OTP_CMD1_FMODE (0x7L<<0)
2044 #define BCE_MISC_OTP_CMD1_FMODE_IDLE (0L<<0)
2045 #define BCE_MISC_OTP_CMD1_FMODE_WRITE (1L<<0)
2046 #define BCE_MISC_OTP_CMD1_FMODE_INIT (2L<<0)
2047 #define BCE_MISC_OTP_CMD1_FMODE_SET (3L<<0)
2048 #define BCE_MISC_OTP_CMD1_FMODE_RST (4L<<0)
2049 #define BCE_MISC_OTP_CMD1_FMODE_VERIFY (5L<<0)
2050 #define BCE_MISC_OTP_CMD1_FMODE_RESERVED0 (6L<<0)
2051 #define BCE_MISC_OTP_CMD1_FMODE_RESERVED1 (7L<<0)
2052 #define BCE_MISC_OTP_CMD1_USEPINS (1L<<8)
2053 #define BCE_MISC_OTP_CMD1_PROGSEL (1L<<9)
2054 #define BCE_MISC_OTP_CMD1_PROGSTART (1L<<10)
2055 #define BCE_MISC_OTP_CMD1_PCOUNT (0x7L<<16)
2056 #define BCE_MISC_OTP_CMD1_PBYP (1L<<19)
2057 #define BCE_MISC_OTP_CMD1_VSEL (0xfL<<20)
2058 #define BCE_MISC_OTP_CMD1_TM (0x7L<<27)
2059 #define BCE_MISC_OTP_CMD1_SADBYP (1L<<30)
2060 #define BCE_MISC_OTP_CMD1_DEBUG (1L<<31)
2062 #define BCE_MISC_OTP_CMD2 0x000008f4
2063 #define BCE_MISC_OTP_CMD2_OTP_ROM_ADDR (0x3ffL<<0)
2064 #define BCE_MISC_OTP_CMD2_DOSEL (0x7fL<<16)
2065 #define BCE_MISC_OTP_CMD2_DOSEL_0 (0L<<16)
2066 #define BCE_MISC_OTP_CMD2_DOSEL_1 (1L<<16)
2067 #define BCE_MISC_OTP_CMD2_DOSEL_127 (127L<<16)
2069 #define BCE_MISC_OTP_STATUS 0x000008f8
2070 #define BCE_MISC_OTP_STATUS_DATA (0xffL<<0)
2071 #define BCE_MISC_OTP_STATUS_VALID (1L<<8)
2072 #define BCE_MISC_OTP_STATUS_BUSY (1L<<9)
2073 #define BCE_MISC_OTP_STATUS_BUSYSM (1L<<10)
2074 #define BCE_MISC_OTP_STATUS_DONE (1L<<11)
2076 #define BCE_MISC_OTP_SHIFT1_CMD 0x000008fc
2077 #define BCE_MISC_OTP_SHIFT1_CMD_RESET_MODE_N (1L<<0)
2078 #define BCE_MISC_OTP_SHIFT1_CMD_SHIFT_DONE (1L<<1)
2079 #define BCE_MISC_OTP_SHIFT1_CMD_SHIFT_START (1L<<2)
2080 #define BCE_MISC_OTP_SHIFT1_CMD_LOAD_DATA (1L<<3)
2081 #define BCE_MISC_OTP_SHIFT1_CMD_SHIFT_SELECT (0x1fL<<8)
2083 #define BCE_MISC_OTP_SHIFT1_DATA 0x00000900
2084 #define BCE_MISC_OTP_SHIFT2_CMD 0x00000904
2085 #define BCE_MISC_OTP_SHIFT2_CMD_RESET_MODE_N (1L<<0)
2086 #define BCE_MISC_OTP_SHIFT2_CMD_SHIFT_DONE (1L<<1)
2087 #define BCE_MISC_OTP_SHIFT2_CMD_SHIFT_START (1L<<2)
2088 #define BCE_MISC_OTP_SHIFT2_CMD_LOAD_DATA (1L<<3)
2089 #define BCE_MISC_OTP_SHIFT2_CMD_SHIFT_SELECT (0x1fL<<8)
2091 #define BCE_MISC_OTP_SHIFT2_DATA 0x00000908
2092 #define BCE_MISC_BIST_CS0 0x0000090c
2093 #define BCE_MISC_BIST_CS0_MBIST_EN (1L<<0)
2094 #define BCE_MISC_BIST_CS0_BIST_SETUP (0x3L<<1)
2095 #define BCE_MISC_BIST_CS0_MBIST_ASYNC_RESET (1L<<3)
2096 #define BCE_MISC_BIST_CS0_MBIST_DONE (1L<<8)
2097 #define BCE_MISC_BIST_CS0_MBIST_GO (1L<<9)
2098 #define BCE_MISC_BIST_CS0_BIST_OVERRIDE (1L<<31)
2100 #define BCE_MISC_BIST_MEMSTATUS0 0x00000910
2101 #define BCE_MISC_BIST_CS1 0x00000914
2102 #define BCE_MISC_BIST_CS1_MBIST_EN (1L<<0)
2103 #define BCE_MISC_BIST_CS1_BIST_SETUP (0x3L<<1)
2104 #define BCE_MISC_BIST_CS1_MBIST_ASYNC_RESET (1L<<3)
2105 #define BCE_MISC_BIST_CS1_MBIST_DONE (1L<<8)
2106 #define BCE_MISC_BIST_CS1_MBIST_GO (1L<<9)
2108 #define BCE_MISC_BIST_MEMSTATUS1 0x00000918
2109 #define BCE_MISC_BIST_CS2 0x0000091c
2110 #define BCE_MISC_BIST_CS2_MBIST_EN (1L<<0)
2111 #define BCE_MISC_BIST_CS2_BIST_SETUP (0x3L<<1)
2112 #define BCE_MISC_BIST_CS2_MBIST_ASYNC_RESET (1L<<3)
2113 #define BCE_MISC_BIST_CS2_MBIST_DONE (1L<<8)
2114 #define BCE_MISC_BIST_CS2_MBIST_GO (1L<<9)
2116 #define BCE_MISC_BIST_MEMSTATUS2 0x00000920
2117 #define BCE_MISC_BIST_CS3 0x00000924
2118 #define BCE_MISC_BIST_CS3_MBIST_EN (1L<<0)
2119 #define BCE_MISC_BIST_CS3_BIST_SETUP (0x3L<<1)
2120 #define BCE_MISC_BIST_CS3_MBIST_ASYNC_RESET (1L<<3)
2121 #define BCE_MISC_BIST_CS3_MBIST_DONE (1L<<8)
2122 #define BCE_MISC_BIST_CS3_MBIST_GO (1L<<9)
2124 #define BCE_MISC_BIST_MEMSTATUS3 0x00000928
2125 #define BCE_MISC_BIST_CS4 0x0000092c
2126 #define BCE_MISC_BIST_CS4_MBIST_EN (1L<<0)
2127 #define BCE_MISC_BIST_CS4_BIST_SETUP (0x3L<<1)
2128 #define BCE_MISC_BIST_CS4_MBIST_ASYNC_RESET (1L<<3)
2129 #define BCE_MISC_BIST_CS4_MBIST_DONE (1L<<8)
2130 #define BCE_MISC_BIST_CS4_MBIST_GO (1L<<9)
2132 #define BCE_MISC_BIST_MEMSTATUS4 0x00000930
2133 #define BCE_MISC_BIST_CS5 0x00000934
2134 #define BCE_MISC_BIST_CS5_MBIST_EN (1L<<0)
2135 #define BCE_MISC_BIST_CS5_BIST_SETUP (0x3L<<1)
2136 #define BCE_MISC_BIST_CS5_MBIST_ASYNC_RESET (1L<<3)
2137 #define BCE_MISC_BIST_CS5_MBIST_DONE (1L<<8)
2138 #define BCE_MISC_BIST_CS5_MBIST_GO (1L<<9)
2140 #define BCE_MISC_BIST_MEMSTATUS5 0x00000938
2141 #define BCE_MISC_MEM_TM0 0x0000093c
2142 #define BCE_MISC_MEM_TM0_PCIE_REPLAY_TM (0xfL<<0)
2143 #define BCE_MISC_MEM_TM0_MCP_SCPAD (0xfL<<8)
2144 #define BCE_MISC_MEM_TM0_UMP_TM (0xffL<<16)
2145 #define BCE_MISC_MEM_TM0_HB_MEM_TM (0xfL<<24)
2147 #define BCE_MISC_USPLL_CTRL 0x00000940
2148 #define BCE_MISC_USPLL_CTRL_PH_DET_DIS (1L<<0)
2149 #define BCE_MISC_USPLL_CTRL_FREQ_DET_DIS (1L<<1)
2150 #define BCE_MISC_USPLL_CTRL_LCPX (0x3fL<<2)
2151 #define BCE_MISC_USPLL_CTRL_RX (0x3L<<8)
2152 #define BCE_MISC_USPLL_CTRL_VC_EN (1L<<10)
2153 #define BCE_MISC_USPLL_CTRL_VCO_MG (0x3L<<11)
2154 #define BCE_MISC_USPLL_CTRL_KVCO_XF (0x7L<<13)
2155 #define BCE_MISC_USPLL_CTRL_KVCO_XS (0x7L<<16)
2156 #define BCE_MISC_USPLL_CTRL_TESTD_EN (1L<<19)
2157 #define BCE_MISC_USPLL_CTRL_TESTD_SEL (0x7L<<20)
2158 #define BCE_MISC_USPLL_CTRL_TESTA_EN (1L<<23)
2159 #define BCE_MISC_USPLL_CTRL_TESTA_SEL (0x3L<<24)
2160 #define BCE_MISC_USPLL_CTRL_ATTEN_FREF (1L<<26)
2161 #define BCE_MISC_USPLL_CTRL_DIGITAL_RST (1L<<27)
2162 #define BCE_MISC_USPLL_CTRL_ANALOG_RST (1L<<28)
2163 #define BCE_MISC_USPLL_CTRL_LOCK (1L<<29)
2165 #define BCE_MISC_PERR_STATUS0 0x00000944
2166 #define BCE_MISC_PERR_STATUS0_COM_DMAE_PERR (1L<<0)
2167 #define BCE_MISC_PERR_STATUS0_CP_DMAE_PERR (1L<<1)
2168 #define BCE_MISC_PERR_STATUS0_RPM_ACPIBEMEM_PERR (1L<<2)
2169 #define BCE_MISC_PERR_STATUS0_CTX_USAGE_CNT_PERR (1L<<3)
2170 #define BCE_MISC_PERR_STATUS0_CTX_PGTBL_PERR (1L<<4)
2171 #define BCE_MISC_PERR_STATUS0_CTX_CACHE_PERR (1L<<5)
2172 #define BCE_MISC_PERR_STATUS0_CTX_MIRROR_PERR (1L<<6)
2173 #define BCE_MISC_PERR_STATUS0_COM_CTXC_PERR (1L<<7)
2174 #define BCE_MISC_PERR_STATUS0_COM_SCPAD_PERR (1L<<8)
2175 #define BCE_MISC_PERR_STATUS0_CP_CTXC_PERR (1L<<9)
2176 #define BCE_MISC_PERR_STATUS0_CP_SCPAD_PERR (1L<<10)
2177 #define BCE_MISC_PERR_STATUS0_RXP_RBUFC_PERR (1L<<11)
2178 #define BCE_MISC_PERR_STATUS0_RXP_CTXC_PERR (1L<<12)
2179 #define BCE_MISC_PERR_STATUS0_RXP_SCPAD_PERR (1L<<13)
2180 #define BCE_MISC_PERR_STATUS0_TPAT_SCPAD_PERR (1L<<14)
2181 #define BCE_MISC_PERR_STATUS0_TXP_CTXC_PERR (1L<<15)
2182 #define BCE_MISC_PERR_STATUS0_TXP_SCPAD_PERR (1L<<16)
2183 #define BCE_MISC_PERR_STATUS0_CS_TMEM_PERR (1L<<17)
2184 #define BCE_MISC_PERR_STATUS0_MQ_CTX_PERR (1L<<18)
2185 #define BCE_MISC_PERR_STATUS0_RPM_DFIFOMEM_PERR (1L<<19)
2186 #define BCE_MISC_PERR_STATUS0_RPC_DFIFOMEM_PERR (1L<<20)
2187 #define BCE_MISC_PERR_STATUS0_RBUF_PTRMEM_PERR (1L<<21)
2188 #define BCE_MISC_PERR_STATUS0_RBUF_DATAMEM_PERR (1L<<22)
2189 #define BCE_MISC_PERR_STATUS0_RV2P_P2IRAM_PERR (1L<<23)
2190 #define BCE_MISC_PERR_STATUS0_RV2P_P1IRAM_PERR (1L<<24)
2191 #define BCE_MISC_PERR_STATUS0_RV2P_CB1REGS_PERR (1L<<25)
2192 #define BCE_MISC_PERR_STATUS0_RV2P_CB0REGS_PERR (1L<<26)
2193 #define BCE_MISC_PERR_STATUS0_TPBUF_PERR (1L<<27)
2194 #define BCE_MISC_PERR_STATUS0_THBUF_PERR (1L<<28)
2195 #define BCE_MISC_PERR_STATUS0_TDMA_PERR (1L<<29)
2196 #define BCE_MISC_PERR_STATUS0_TBDC_PERR (1L<<30)
2197 #define BCE_MISC_PERR_STATUS0_TSCH_LR_PERR (1L<<31)
2199 #define BCE_MISC_PERR_STATUS1 0x00000948
2200 #define BCE_MISC_PERR_STATUS1_RBDC_PERR (1L<<0)
2201 #define BCE_MISC_PERR_STATUS1_RDMA_DFIFO_PERR (1L<<2)
2202 #define BCE_MISC_PERR_STATUS1_HC_STATS_PERR (1L<<3)
2203 #define BCE_MISC_PERR_STATUS1_HC_MSIX_PERR (1L<<4)
2204 #define BCE_MISC_PERR_STATUS1_HC_PRODUCSTB_PERR (1L<<5)
2205 #define BCE_MISC_PERR_STATUS1_HC_CONSUMSTB_PERR (1L<<6)
2206 #define BCE_MISC_PERR_STATUS1_TPATQ_PERR (1L<<7)
2207 #define BCE_MISC_PERR_STATUS1_MCPQ_PERR (1L<<8)
2208 #define BCE_MISC_PERR_STATUS1_TDMAQ_PERR (1L<<9)
2209 #define BCE_MISC_PERR_STATUS1_TXPQ_PERR (1L<<10)
2210 #define BCE_MISC_PERR_STATUS1_COMTQ_PERR (1L<<11)
2211 #define BCE_MISC_PERR_STATUS1_COMQ_PERR (1L<<12)
2212 #define BCE_MISC_PERR_STATUS1_RLUPQ_PERR (1L<<13)
2213 #define BCE_MISC_PERR_STATUS1_RXPQ_PERR (1L<<14)
2214 #define BCE_MISC_PERR_STATUS1_RV2PPQ_PERR (1L<<15)
2215 #define BCE_MISC_PERR_STATUS1_RDMAQ_PERR (1L<<16)
2216 #define BCE_MISC_PERR_STATUS1_TASQ_PERR (1L<<17)
2217 #define BCE_MISC_PERR_STATUS1_TBDRQ_PERR (1L<<18)
2218 #define BCE_MISC_PERR_STATUS1_TSCHQ_PERR (1L<<19)
2219 #define BCE_MISC_PERR_STATUS1_COMXQ_PERR (1L<<20)
2220 #define BCE_MISC_PERR_STATUS1_RXPCQ_PERR (1L<<21)
2221 #define BCE_MISC_PERR_STATUS1_RV2PTQ_PERR (1L<<22)
2222 #define BCE_MISC_PERR_STATUS1_RV2PMQ_PERR (1L<<23)
2223 #define BCE_MISC_PERR_STATUS1_CPQ_PERR (1L<<24)
2224 #define BCE_MISC_PERR_STATUS1_CSQ_PERR (1L<<25)
2225 #define BCE_MISC_PERR_STATUS1_RLUP_CID_PERR (1L<<26)
2226 #define BCE_MISC_PERR_STATUS1_RV2PCS_TMEM_PERR (1L<<27)
2227 #define BCE_MISC_PERR_STATUS1_RV2PCSQ_PERR (1L<<28)
2228 #define BCE_MISC_PERR_STATUS1_MQ_IDX_PERR (1L<<29)
2230 #define BCE_MISC_PERR_STATUS2 0x0000094c
2231 #define BCE_MISC_PERR_STATUS2_TGT_FIFO_PERR (1L<<0)
2232 #define BCE_MISC_PERR_STATUS2_UMP_TX_PERR (1L<<1)
2233 #define BCE_MISC_PERR_STATUS2_UMP_RX_PERR (1L<<2)
2234 #define BCE_MISC_PERR_STATUS2_MCP_ROM_PERR (1L<<3)
2235 #define BCE_MISC_PERR_STATUS2_MCP_SCPAD_PERR (1L<<4)
2236 #define BCE_MISC_PERR_STATUS2_HB_MEM_PERR (1L<<5)
2237 #define BCE_MISC_PERR_STATUS2_PCIE_REPLAY_PERR (1L<<6)
2239 #define BCE_MISC_LCPLL_CTRL0 0x00000950
2240 #define BCE_MISC_LCPLL_CTRL0_OAC (0x7L<<0)
2241 #define BCE_MISC_LCPLL_CTRL0_OAC_NEGTWENTY (0L<<0)
2242 #define BCE_MISC_LCPLL_CTRL0_OAC_ZERO (1L<<0)
2243 #define BCE_MISC_LCPLL_CTRL0_OAC_TWENTY (3L<<0)
2244 #define BCE_MISC_LCPLL_CTRL0_OAC_FORTY (7L<<0)
2245 #define BCE_MISC_LCPLL_CTRL0_ICP_CTRL (0x7L<<3)
2246 #define BCE_MISC_LCPLL_CTRL0_ICP_CTRL_360 (0L<<3)
2247 #define BCE_MISC_LCPLL_CTRL0_ICP_CTRL_480 (1L<<3)
2248 #define BCE_MISC_LCPLL_CTRL0_ICP_CTRL_600 (3L<<3)
2249 #define BCE_MISC_LCPLL_CTRL0_ICP_CTRL_720 (7L<<3)
2250 #define BCE_MISC_LCPLL_CTRL0_BIAS_CTRL (0x3L<<6)
2251 #define BCE_MISC_LCPLL_CTRL0_PLL_OBSERVE (0x7L<<8)
2252 #define BCE_MISC_LCPLL_CTRL0_VTH_CTRL (0x3L<<11)
2253 #define BCE_MISC_LCPLL_CTRL0_VTH_CTRL_0 (0L<<11)
2254 #define BCE_MISC_LCPLL_CTRL0_VTH_CTRL_1 (1L<<11)
2255 #define BCE_MISC_LCPLL_CTRL0_VTH_CTRL_2 (2L<<11)
2256 #define BCE_MISC_LCPLL_CTRL0_PLLSEQSTART (1L<<13)
2257 #define BCE_MISC_LCPLL_CTRL0_RESERVED (1L<<14)
2258 #define BCE_MISC_LCPLL_CTRL0_CAPRETRY_EN (1L<<15)
2259 #define BCE_MISC_LCPLL_CTRL0_FREQMONITOR_EN (1L<<16)
2260 #define BCE_MISC_LCPLL_CTRL0_FREQDETRESTART_EN (1L<<17)
2261 #define BCE_MISC_LCPLL_CTRL0_FREQDETRETRY_EN (1L<<18)
2262 #define BCE_MISC_LCPLL_CTRL0_PLLFORCEFDONE_EN (1L<<19)
2263 #define BCE_MISC_LCPLL_CTRL0_PLLFORCEFDONE (1L<<20)
2264 #define BCE_MISC_LCPLL_CTRL0_PLLFORCEFPASS (1L<<21)
2265 #define BCE_MISC_LCPLL_CTRL0_PLLFORCECAPDONE_EN (1L<<22)
2266 #define BCE_MISC_LCPLL_CTRL0_PLLFORCECAPDONE (1L<<23)
2267 #define BCE_MISC_LCPLL_CTRL0_PLLFORCECAPPASS_EN (1L<<24)
2268 #define BCE_MISC_LCPLL_CTRL0_PLLFORCECAPPASS (1L<<25)
2269 #define BCE_MISC_LCPLL_CTRL0_CAPRESTART (1L<<26)
2270 #define BCE_MISC_LCPLL_CTRL0_CAPSELECTM_EN (1L<<27)
2272 #define BCE_MISC_LCPLL_CTRL1 0x00000954
2273 #define BCE_MISC_LCPLL_CTRL1_CAPSELECTM (0x1fL<<0)
2274 #define BCE_MISC_LCPLL_CTRL1_CAPFORCESLOWDOWN_EN (1L<<5)
2275 #define BCE_MISC_LCPLL_CTRL1_CAPFORCESLOWDOWN (1L<<6)
2276 #define BCE_MISC_LCPLL_CTRL1_SLOWDN_XOR (1L<<7)
2278 #define BCE_MISC_LCPLL_STATUS 0x00000958
2279 #define BCE_MISC_LCPLL_STATUS_FREQDONE_SM (1L<<0)
2280 #define BCE_MISC_LCPLL_STATUS_FREQPASS_SM (1L<<1)
2281 #define BCE_MISC_LCPLL_STATUS_PLLSEQDONE (1L<<2)
2282 #define BCE_MISC_LCPLL_STATUS_PLLSEQPASS (1L<<3)
2283 #define BCE_MISC_LCPLL_STATUS_PLLSTATE (0x7L<<4)
2284 #define BCE_MISC_LCPLL_STATUS_CAPSTATE (0x7L<<7)
2285 #define BCE_MISC_LCPLL_STATUS_CAPSELECT (0x1fL<<10)
2286 #define BCE_MISC_LCPLL_STATUS_SLOWDN_INDICATOR (1L<<15)
2287 #define BCE_MISC_LCPLL_STATUS_SLOWDN_INDICATOR_0 (0L<<15)
2288 #define BCE_MISC_LCPLL_STATUS_SLOWDN_INDICATOR_1 (1L<<15)
2290 #define BCE_MISC_OSCFUNDS_CTRL 0x0000095c
2291 #define BCE_MISC_OSCFUNDS_CTRL_FREQ_MON (1L<<5)
2292 #define BCE_MISC_OSCFUNDS_CTRL_FREQ_MON_OFF (0L<<5)
2293 #define BCE_MISC_OSCFUNDS_CTRL_FREQ_MON_ON (1L<<5)
2294 #define BCE_MISC_OSCFUNDS_CTRL_XTAL_ADJCM (0x3L<<6)
2295 #define BCE_MISC_OSCFUNDS_CTRL_XTAL_ADJCM_0 (0L<<6)
2296 #define BCE_MISC_OSCFUNDS_CTRL_XTAL_ADJCM_1 (1L<<6)
2297 #define BCE_MISC_OSCFUNDS_CTRL_XTAL_ADJCM_2 (2L<<6)
2298 #define BCE_MISC_OSCFUNDS_CTRL_XTAL_ADJCM_3 (3L<<6)
2299 #define BCE_MISC_OSCFUNDS_CTRL_ICBUF_ADJ (0x3L<<8)
2300 #define BCE_MISC_OSCFUNDS_CTRL_ICBUF_ADJ_0 (0L<<8)
2301 #define BCE_MISC_OSCFUNDS_CTRL_ICBUF_ADJ_1 (1L<<8)
2302 #define BCE_MISC_OSCFUNDS_CTRL_ICBUF_ADJ_2 (2L<<8)
2303 #define BCE_MISC_OSCFUNDS_CTRL_ICBUF_ADJ_3 (3L<<8)
2304 #define BCE_MISC_OSCFUNDS_CTRL_IAMP_ADJ (0x3L<<10)
2305 #define BCE_MISC_OSCFUNDS_CTRL_IAMP_ADJ_0 (0L<<10)
2306 #define BCE_MISC_OSCFUNDS_CTRL_IAMP_ADJ_1 (1L<<10)
2307 #define BCE_MISC_OSCFUNDS_CTRL_IAMP_ADJ_2 (2L<<10)
2308 #define BCE_MISC_OSCFUNDS_CTRL_IAMP_ADJ_3 (3L<<10)
2312 * dma_reg definition
2315 #define BCE_DMA_COMMAND 0x00000c00
2316 #define BCE_DMA_COMMAND_ENABLE (1L<<0)
2318 #define BCE_DMA_STATUS 0x00000c04
2319 #define BCE_DMA_STATUS_PAR_ERROR_STATE (1L<<0)
2320 #define BCE_DMA_STATUS_READ_TRANSFERS_STAT (1L<<16)
2321 #define BCE_DMA_STATUS_READ_DELAY_PCI_CLKS_STAT (1L<<17)
2322 #define BCE_DMA_STATUS_BIG_READ_TRANSFERS_STAT (1L<<18)
2323 #define BCE_DMA_STATUS_BIG_READ_DELAY_PCI_CLKS_STAT (1L<<19)
2324 #define BCE_DMA_STATUS_BIG_READ_RETRY_AFTER_DATA_STAT (1L<<20)
2325 #define BCE_DMA_STATUS_WRITE_TRANSFERS_STAT (1L<<21)
2326 #define BCE_DMA_STATUS_WRITE_DELAY_PCI_CLKS_STAT (1L<<22)
2327 #define BCE_DMA_STATUS_BIG_WRITE_TRANSFERS_STAT (1L<<23)
2328 #define BCE_DMA_STATUS_BIG_WRITE_DELAY_PCI_CLKS_STAT (1L<<24)
2329 #define BCE_DMA_STATUS_BIG_WRITE_RETRY_AFTER_DATA_STAT (1L<<25)
2331 #define BCE_DMA_CONFIG 0x00000c08
2332 #define BCE_DMA_CONFIG_DATA_BYTE_SWAP (1L<<0)
2333 #define BCE_DMA_CONFIG_DATA_WORD_SWAP (1L<<1)
2334 #define BCE_DMA_CONFIG_CNTL_BYTE_SWAP (1L<<4)
2335 #define BCE_DMA_CONFIG_CNTL_WORD_SWAP (1L<<5)
2336 #define BCE_DMA_CONFIG_ONE_DMA (1L<<6)
2337 #define BCE_DMA_CONFIG_CNTL_TWO_DMA (1L<<7)
2338 #define BCE_DMA_CONFIG_CNTL_FPGA_MODE (1L<<8)
2339 #define BCE_DMA_CONFIG_CNTL_PING_PONG_DMA (1L<<10)
2340 #define BCE_DMA_CONFIG_CNTL_PCI_COMP_DLY (1L<<11)
2341 #define BCE_DMA_CONFIG_NO_RCHANS_IN_USE (0xfL<<12)
2342 #define BCE_DMA_CONFIG_NO_WCHANS_IN_USE (0xfL<<16)
2343 #define BCE_DMA_CONFIG_PCI_CLK_CMP_BITS (0x7L<<20)
2344 #define BCE_DMA_CONFIG_PCI_FAST_CLK_CMP (1L<<23)
2345 #define BCE_DMA_CONFIG_BIG_SIZE (0xfL<<24)
2346 #define BCE_DMA_CONFIG_BIG_SIZE_NONE (0x0L<<24)
2347 #define BCE_DMA_CONFIG_BIG_SIZE_64 (0x1L<<24)
2348 #define BCE_DMA_CONFIG_BIG_SIZE_128 (0x2L<<24)
2349 #define BCE_DMA_CONFIG_BIG_SIZE_256 (0x4L<<24)
2350 #define BCE_DMA_CONFIG_BIG_SIZE_512 (0x8L<<24)
2352 #define BCE_DMA_BLACKOUT 0x00000c0c
2353 #define BCE_DMA_BLACKOUT_RD_RETRY_BLACKOUT (0xffL<<0)
2354 #define BCE_DMA_BLACKOUT_2ND_RD_RETRY_BLACKOUT (0xffL<<8)
2355 #define BCE_DMA_BLACKOUT_WR_RETRY_BLACKOUT (0xffL<<16)
2357 #define BCE_DMA_RCHAN_STAT 0x00000c30
2358 #define BCE_DMA_RCHAN_STAT_COMP_CODE_0 (0x7L<<0)
2359 #define BCE_DMA_RCHAN_STAT_PAR_ERR_0 (1L<<3)
2360 #define BCE_DMA_RCHAN_STAT_COMP_CODE_1 (0x7L<<4)
2361 #define BCE_DMA_RCHAN_STAT_PAR_ERR_1 (1L<<7)
2362 #define BCE_DMA_RCHAN_STAT_COMP_CODE_2 (0x7L<<8)
2363 #define BCE_DMA_RCHAN_STAT_PAR_ERR_2 (1L<<11)
2364 #define BCE_DMA_RCHAN_STAT_COMP_CODE_3 (0x7L<<12)
2365 #define BCE_DMA_RCHAN_STAT_PAR_ERR_3 (1L<<15)
2366 #define BCE_DMA_RCHAN_STAT_COMP_CODE_4 (0x7L<<16)
2367 #define BCE_DMA_RCHAN_STAT_PAR_ERR_4 (1L<<19)
2368 #define BCE_DMA_RCHAN_STAT_COMP_CODE_5 (0x7L<<20)
2369 #define BCE_DMA_RCHAN_STAT_PAR_ERR_5 (1L<<23)
2370 #define BCE_DMA_RCHAN_STAT_COMP_CODE_6 (0x7L<<24)
2371 #define BCE_DMA_RCHAN_STAT_PAR_ERR_6 (1L<<27)
2372 #define BCE_DMA_RCHAN_STAT_COMP_CODE_7 (0x7L<<28)
2373 #define BCE_DMA_RCHAN_STAT_PAR_ERR_7 (1L<<31)
2375 #define BCE_DMA_WCHAN_STAT 0x00000c34
2376 #define BCE_DMA_WCHAN_STAT_COMP_CODE_0 (0x7L<<0)
2377 #define BCE_DMA_WCHAN_STAT_PAR_ERR_0 (1L<<3)
2378 #define BCE_DMA_WCHAN_STAT_COMP_CODE_1 (0x7L<<4)
2379 #define BCE_DMA_WCHAN_STAT_PAR_ERR_1 (1L<<7)
2380 #define BCE_DMA_WCHAN_STAT_COMP_CODE_2 (0x7L<<8)
2381 #define BCE_DMA_WCHAN_STAT_PAR_ERR_2 (1L<<11)
2382 #define BCE_DMA_WCHAN_STAT_COMP_CODE_3 (0x7L<<12)
2383 #define BCE_DMA_WCHAN_STAT_PAR_ERR_3 (1L<<15)
2384 #define BCE_DMA_WCHAN_STAT_COMP_CODE_4 (0x7L<<16)
2385 #define BCE_DMA_WCHAN_STAT_PAR_ERR_4 (1L<<19)
2386 #define BCE_DMA_WCHAN_STAT_COMP_CODE_5 (0x7L<<20)
2387 #define BCE_DMA_WCHAN_STAT_PAR_ERR_5 (1L<<23)
2388 #define BCE_DMA_WCHAN_STAT_COMP_CODE_6 (0x7L<<24)
2389 #define BCE_DMA_WCHAN_STAT_PAR_ERR_6 (1L<<27)
2390 #define BCE_DMA_WCHAN_STAT_COMP_CODE_7 (0x7L<<28)
2391 #define BCE_DMA_WCHAN_STAT_PAR_ERR_7 (1L<<31)
2393 #define BCE_DMA_RCHAN_ASSIGNMENT 0x00000c38
2394 #define BCE_DMA_RCHAN_ASSIGNMENT_0 (0xfL<<0)
2395 #define BCE_DMA_RCHAN_ASSIGNMENT_1 (0xfL<<4)
2396 #define BCE_DMA_RCHAN_ASSIGNMENT_2 (0xfL<<8)
2397 #define BCE_DMA_RCHAN_ASSIGNMENT_3 (0xfL<<12)
2398 #define BCE_DMA_RCHAN_ASSIGNMENT_4 (0xfL<<16)
2399 #define BCE_DMA_RCHAN_ASSIGNMENT_5 (0xfL<<20)
2400 #define BCE_DMA_RCHAN_ASSIGNMENT_6 (0xfL<<24)
2401 #define BCE_DMA_RCHAN_ASSIGNMENT_7 (0xfL<<28)
2403 #define BCE_DMA_WCHAN_ASSIGNMENT 0x00000c3c
2404 #define BCE_DMA_WCHAN_ASSIGNMENT_0 (0xfL<<0)
2405 #define BCE_DMA_WCHAN_ASSIGNMENT_1 (0xfL<<4)
2406 #define BCE_DMA_WCHAN_ASSIGNMENT_2 (0xfL<<8)
2407 #define BCE_DMA_WCHAN_ASSIGNMENT_3 (0xfL<<12)
2408 #define BCE_DMA_WCHAN_ASSIGNMENT_4 (0xfL<<16)
2409 #define BCE_DMA_WCHAN_ASSIGNMENT_5 (0xfL<<20)
2410 #define BCE_DMA_WCHAN_ASSIGNMENT_6 (0xfL<<24)
2411 #define BCE_DMA_WCHAN_ASSIGNMENT_7 (0xfL<<28)
2413 #define BCE_DMA_RCHAN_STAT_00 0x00000c40
2414 #define BCE_DMA_RCHAN_STAT_00_RCHAN_STA_HOST_ADDR_LOW (0xffffffffL<<0)
2416 #define BCE_DMA_RCHAN_STAT_01 0x00000c44
2417 #define BCE_DMA_RCHAN_STAT_01_RCHAN_STA_HOST_ADDR_HIGH (0xffffffffL<<0)
2419 #define BCE_DMA_RCHAN_STAT_02 0x00000c48
2420 #define BCE_DMA_RCHAN_STAT_02_LENGTH (0xffffL<<0)
2421 #define BCE_DMA_RCHAN_STAT_02_WORD_SWAP (1L<<16)
2422 #define BCE_DMA_RCHAN_STAT_02_BYTE_SWAP (1L<<17)
2423 #define BCE_DMA_RCHAN_STAT_02_PRIORITY_LVL (1L<<18)
2425 #define BCE_DMA_RCHAN_STAT_10 0x00000c4c
2426 #define BCE_DMA_RCHAN_STAT_11 0x00000c50
2427 #define BCE_DMA_RCHAN_STAT_12 0x00000c54
2428 #define BCE_DMA_RCHAN_STAT_20 0x00000c58
2429 #define BCE_DMA_RCHAN_STAT_21 0x00000c5c
2430 #define BCE_DMA_RCHAN_STAT_22 0x00000c60
2431 #define BCE_DMA_RCHAN_STAT_30 0x00000c64
2432 #define BCE_DMA_RCHAN_STAT_31 0x00000c68
2433 #define BCE_DMA_RCHAN_STAT_32 0x00000c6c
2434 #define BCE_DMA_RCHAN_STAT_40 0x00000c70
2435 #define BCE_DMA_RCHAN_STAT_41 0x00000c74
2436 #define BCE_DMA_RCHAN_STAT_42 0x00000c78
2437 #define BCE_DMA_RCHAN_STAT_50 0x00000c7c
2438 #define BCE_DMA_RCHAN_STAT_51 0x00000c80
2439 #define BCE_DMA_RCHAN_STAT_52 0x00000c84
2440 #define BCE_DMA_RCHAN_STAT_60 0x00000c88
2441 #define BCE_DMA_RCHAN_STAT_61 0x00000c8c
2442 #define BCE_DMA_RCHAN_STAT_62 0x00000c90
2443 #define BCE_DMA_RCHAN_STAT_70 0x00000c94
2444 #define BCE_DMA_RCHAN_STAT_71 0x00000c98
2445 #define BCE_DMA_RCHAN_STAT_72 0x00000c9c
2446 #define BCE_DMA_WCHAN_STAT_00 0x00000ca0
2447 #define BCE_DMA_WCHAN_STAT_00_WCHAN_STA_HOST_ADDR_LOW (0xffffffffL<<0)
2449 #define BCE_DMA_WCHAN_STAT_01 0x00000ca4
2450 #define BCE_DMA_WCHAN_STAT_01_WCHAN_STA_HOST_ADDR_HIGH (0xffffffffL<<0)
2452 #define BCE_DMA_WCHAN_STAT_02 0x00000ca8
2453 #define BCE_DMA_WCHAN_STAT_02_LENGTH (0xffffL<<0)
2454 #define BCE_DMA_WCHAN_STAT_02_WORD_SWAP (1L<<16)
2455 #define BCE_DMA_WCHAN_STAT_02_BYTE_SWAP (1L<<17)
2456 #define BCE_DMA_WCHAN_STAT_02_PRIORITY_LVL (1L<<18)
2458 #define BCE_DMA_WCHAN_STAT_10 0x00000cac
2459 #define BCE_DMA_WCHAN_STAT_11 0x00000cb0
2460 #define BCE_DMA_WCHAN_STAT_12 0x00000cb4
2461 #define BCE_DMA_WCHAN_STAT_20 0x00000cb8
2462 #define BCE_DMA_WCHAN_STAT_21 0x00000cbc
2463 #define BCE_DMA_WCHAN_STAT_22 0x00000cc0
2464 #define BCE_DMA_WCHAN_STAT_30 0x00000cc4
2465 #define BCE_DMA_WCHAN_STAT_31 0x00000cc8
2466 #define BCE_DMA_WCHAN_STAT_32 0x00000ccc
2467 #define BCE_DMA_WCHAN_STAT_40 0x00000cd0
2468 #define BCE_DMA_WCHAN_STAT_41 0x00000cd4
2469 #define BCE_DMA_WCHAN_STAT_42 0x00000cd8
2470 #define BCE_DMA_WCHAN_STAT_50 0x00000cdc
2471 #define BCE_DMA_WCHAN_STAT_51 0x00000ce0
2472 #define BCE_DMA_WCHAN_STAT_52 0x00000ce4
2473 #define BCE_DMA_WCHAN_STAT_60 0x00000ce8
2474 #define BCE_DMA_WCHAN_STAT_61 0x00000cec
2475 #define BCE_DMA_WCHAN_STAT_62 0x00000cf0
2476 #define BCE_DMA_WCHAN_STAT_70 0x00000cf4
2477 #define BCE_DMA_WCHAN_STAT_71 0x00000cf8
2478 #define BCE_DMA_WCHAN_STAT_72 0x00000cfc
2479 #define BCE_DMA_ARB_STAT_00 0x00000d00
2480 #define BCE_DMA_ARB_STAT_00_MASTER (0xffffL<<0)
2481 #define BCE_DMA_ARB_STAT_00_MASTER_ENC (0xffL<<16)
2482 #define BCE_DMA_ARB_STAT_00_CUR_BINMSTR (0xffL<<24)
2484 #define BCE_DMA_ARB_STAT_01 0x00000d04
2485 #define BCE_DMA_ARB_STAT_01_LPR_RPTR (0xfL<<0)
2486 #define BCE_DMA_ARB_STAT_01_LPR_WPTR (0xfL<<4)
2487 #define BCE_DMA_ARB_STAT_01_LPB_RPTR (0xfL<<8)
2488 #define BCE_DMA_ARB_STAT_01_LPB_WPTR (0xfL<<12)
2489 #define BCE_DMA_ARB_STAT_01_HPR_RPTR (0xfL<<16)
2490 #define BCE_DMA_ARB_STAT_01_HPR_WPTR (0xfL<<20)
2491 #define BCE_DMA_ARB_STAT_01_HPB_RPTR (0xfL<<24)
2492 #define BCE_DMA_ARB_STAT_01_HPB_WPTR (0xfL<<28)
2494 #define BCE_DMA_FUSE_CTRL0_CMD 0x00000f00
2495 #define BCE_DMA_FUSE_CTRL0_CMD_PWRUP_DONE (1L<<0)
2496 #define BCE_DMA_FUSE_CTRL0_CMD_SHIFT_DONE (1L<<1)
2497 #define BCE_DMA_FUSE_CTRL0_CMD_SHIFT (1L<<2)
2498 #define BCE_DMA_FUSE_CTRL0_CMD_LOAD (1L<<3)
2499 #define BCE_DMA_FUSE_CTRL0_CMD_SEL (0xfL<<8)
2501 #define BCE_DMA_FUSE_CTRL0_DATA 0x00000f04
2502 #define BCE_DMA_FUSE_CTRL1_CMD 0x00000f08
2503 #define BCE_DMA_FUSE_CTRL1_CMD_PWRUP_DONE (1L<<0)
2504 #define BCE_DMA_FUSE_CTRL1_CMD_SHIFT_DONE (1L<<1)
2505 #define BCE_DMA_FUSE_CTRL1_CMD_SHIFT (1L<<2)
2506 #define BCE_DMA_FUSE_CTRL1_CMD_LOAD (1L<<3)
2507 #define BCE_DMA_FUSE_CTRL1_CMD_SEL (0xfL<<8)
2509 #define BCE_DMA_FUSE_CTRL1_DATA 0x00000f0c
2510 #define BCE_DMA_FUSE_CTRL2_CMD 0x00000f10
2511 #define BCE_DMA_FUSE_CTRL2_CMD_PWRUP_DONE (1L<<0)
2512 #define BCE_DMA_FUSE_CTRL2_CMD_SHIFT_DONE (1L<<1)
2513 #define BCE_DMA_FUSE_CTRL2_CMD_SHIFT (1L<<2)
2514 #define BCE_DMA_FUSE_CTRL2_CMD_LOAD (1L<<3)
2515 #define BCE_DMA_FUSE_CTRL2_CMD_SEL (0xfL<<8)
2517 #define BCE_DMA_FUSE_CTRL2_DATA 0x00000f14
2521 * context_reg definition
2524 #define BCE_CTX_COMMAND 0x00001000
2525 #define BCE_CTX_COMMAND_ENABLED (1L<<0)
2526 #define BCE_CTX_COMMAND_DISABLE_USAGE_CNT (1L<<1)
2527 #define BCE_CTX_COMMAND_DISABLE_PLRU (1L<<2)
2528 #define BCE_CTX_COMMAND_DISABLE_COMBINE_READ (1L<<3)
2529 #define BCE_CTX_COMMAND_FLUSH_AHEAD (0x1fL<<8)
2530 #define BCE_CTX_COMMAND_MEM_INIT (1L<<13)
2531 #define BCE_CTX_COMMAND_PAGE_SIZE (0xfL<<16)
2532 #define BCE_CTX_COMMAND_PAGE_SIZE_256 (0L<<16)
2533 #define BCE_CTX_COMMAND_PAGE_SIZE_512 (1L<<16)
2534 #define BCE_CTX_COMMAND_PAGE_SIZE_1K (2L<<16)
2535 #define BCE_CTX_COMMAND_PAGE_SIZE_2K (3L<<16)
2536 #define BCE_CTX_COMMAND_PAGE_SIZE_4K (4L<<16)
2537 #define BCE_CTX_COMMAND_PAGE_SIZE_8K (5L<<16)
2538 #define BCE_CTX_COMMAND_PAGE_SIZE_16K (6L<<16)
2539 #define BCE_CTX_COMMAND_PAGE_SIZE_32K (7L<<16)
2540 #define BCE_CTX_COMMAND_PAGE_SIZE_64K (8L<<16)
2541 #define BCE_CTX_COMMAND_PAGE_SIZE_128K (9L<<16)
2542 #define BCE_CTX_COMMAND_PAGE_SIZE_256K (10L<<16)
2543 #define BCE_CTX_COMMAND_PAGE_SIZE_512K (11L<<16)
2544 #define BCE_CTX_COMMAND_PAGE_SIZE_1M (12L<<16)
2546 #define BCE_CTX_STATUS 0x00001004
2547 #define BCE_CTX_STATUS_LOCK_WAIT (1L<<0)
2548 #define BCE_CTX_STATUS_READ_STAT (1L<<16)
2549 #define BCE_CTX_STATUS_WRITE_STAT (1L<<17)
2550 #define BCE_CTX_STATUS_ACC_STALL_STAT (1L<<18)
2551 #define BCE_CTX_STATUS_LOCK_STALL_STAT (1L<<19)
2552 #define BCE_CTX_STATUS_EXT_READ_STAT (1L<<20)
2553 #define BCE_CTX_STATUS_EXT_WRITE_STAT (1L<<21)
2554 #define BCE_CTX_STATUS_MISS_STAT (1L<<22)
2555 #define BCE_CTX_STATUS_HIT_STAT (1L<<23)
2556 #define BCE_CTX_STATUS_DEAD_LOCK (1L<<24)
2557 #define BCE_CTX_STATUS_USAGE_CNT_ERR (1L<<25)
2558 #define BCE_CTX_STATUS_INVALID_PAGE (1L<<26)
2560 #define BCE_CTX_VIRT_ADDR 0x00001008
2561 #define BCE_CTX_VIRT_ADDR_VIRT_ADDR (0x7fffL<<6)
2563 #define BCE_CTX_PAGE_TBL 0x0000100c
2564 #define BCE_CTX_PAGE_TBL_PAGE_TBL (0x3fffL<<6)
2566 #define BCE_CTX_DATA_ADR 0x00001010
2567 #define BCE_CTX_DATA_ADR_DATA_ADR (0x7ffffL<<2)
2569 #define BCE_CTX_DATA 0x00001014
2570 #define BCE_CTX_LOCK 0x00001018
2571 #define BCE_CTX_LOCK_TYPE (0x7L<<0)
2572 #define BCE_CTX_LOCK_TYPE_LOCK_TYPE_VOID (0x0L<<0)
2573 #define BCE_CTX_LOCK_TYPE_LOCK_TYPE_PROTOCOL (0x1L<<0)
2574 #define BCE_CTX_LOCK_TYPE_LOCK_TYPE_TX (0x2L<<0)
2575 #define BCE_CTX_LOCK_TYPE_LOCK_TYPE_TIMER (0x4L<<0)
2576 #define BCE_CTX_LOCK_TYPE_LOCK_TYPE_COMPLETE (0x7L<<0)
2577 #define BCE_CTX_LOCK_TYPE_VOID_XI (0L<<0)
2578 #define BCE_CTX_LOCK_TYPE_PROTOCOL_XI (1L<<0)
2579 #define BCE_CTX_LOCK_TYPE_TX_XI (2L<<0)
2580 #define BCE_CTX_LOCK_TYPE_TIMER_XI (4L<<0)
2581 #define BCE_CTX_LOCK_TYPE_COMPLETE_XI (7L<<0)
2582 #define BCE_CTX_LOCK_CID_VALUE (0x3fffL<<7)
2583 #define BCE_CTX_LOCK_GRANTED (1L<<26)
2584 #define BCE_CTX_LOCK_MODE (0x7L<<27)
2585 #define BCE_CTX_LOCK_MODE_UNLOCK (0x0L<<27)
2586 #define BCE_CTX_LOCK_MODE_IMMEDIATE (0x1L<<27)
2587 #define BCE_CTX_LOCK_MODE_SURE (0x2L<<27)
2588 #define BCE_CTX_LOCK_STATUS (1L<<30)
2589 #define BCE_CTX_LOCK_REQ (1L<<31)
2591 #define BCE_CTX_CTX_CTRL 0x0000101c
2592 #define BCE_CTX_CTX_CTRL_CTX_ADDR (0x7ffffL<<2)
2593 #define BCE_CTX_CTX_CTRL_MOD_USAGE_CNT (0x3L<<21)
2594 #define BCE_CTX_CTX_CTRL_NO_RAM_ACC (1L<<23)
2595 #define BCE_CTX_CTX_CTRL_PREFETCH_SIZE (0x3L<<24)
2596 #define BCE_CTX_CTX_CTRL_ATTR (1L<<26)
2597 #define BCE_CTX_CTX_CTRL_WRITE_REQ (1L<<30)
2598 #define BCE_CTX_CTX_CTRL_READ_REQ (1L<<31)
2600 #define BCE_CTX_CTX_DATA 0x00001020
2601 #define BCE_CTX_ACCESS_STATUS 0x00001040
2602 #define BCE_CTX_ACCESS_STATUS_MASTERENCODED (0xfL<<0)
2603 #define BCE_CTX_ACCESS_STATUS_ACCESSMEMORYSM (0x3L<<10)
2604 #define BCE_CTX_ACCESS_STATUS_PAGETABLEINITSM (0x3L<<12)
2605 #define BCE_CTX_ACCESS_STATUS_ACCESSMEMORYINITSM (0x3L<<14)
2606 #define BCE_CTX_ACCESS_STATUS_QUALIFIED_REQUEST (0x7ffL<<17)
2607 #define BCE_CTX_ACCESS_STATUS_CAMMASTERENCODED_XI (0x1fL<<0)
2608 #define BCE_CTX_ACCESS_STATUS_CACHEMASTERENCODED_XI (0x1fL<<5)
2609 #define BCE_CTX_ACCESS_STATUS_REQUEST_XI (0x3fffffL<<10)
2611 #define BCE_CTX_DBG_LOCK_STATUS 0x00001044
2612 #define BCE_CTX_DBG_LOCK_STATUS_SM (0x3ffL<<0)
2613 #define BCE_CTX_DBG_LOCK_STATUS_MATCH (0x3ffL<<22)
2615 #define BCE_CTX_CACHE_CTRL_STATUS 0x00001048
2616 #define BCE_CTX_CACHE_CTRL_STATUS_RFIFO_OVERFLOW (1L<<0)
2617 #define BCE_CTX_CACHE_CTRL_STATUS_INVALID_READ_COMP (1L<<1)
2618 #define BCE_CTX_CACHE_CTRL_STATUS_FLUSH_START (1L<<6)
2619 #define BCE_CTX_CACHE_CTRL_STATUS_FREE_ENTRY_CNT (0x3fL<<7)
2620 #define BCE_CTX_CACHE_CTRL_STATUS_CACHE_ENTRY_NEEDED (0x3fL<<13)
2621 #define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN0_ACTIVE (1L<<19)
2622 #define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN1_ACTIVE (1L<<20)
2623 #define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN2_ACTIVE (1L<<21)
2624 #define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN3_ACTIVE (1L<<22)
2625 #define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN4_ACTIVE (1L<<23)
2626 #define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN5_ACTIVE (1L<<24)
2627 #define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN6_ACTIVE (1L<<25)
2628 #define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN7_ACTIVE (1L<<26)
2629 #define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN8_ACTIVE (1L<<27)
2630 #define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN9_ACTIVE (1L<<28)
2631 #define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN10_ACTIVE (1L<<29)
2633 #define BCE_CTX_CACHE_CTRL_SM_STATUS 0x0000104c
2634 #define BCE_CTX_CACHE_CTRL_SM_STATUS_CS_DWC (0x7L<<0)
2635 #define BCE_CTX_CACHE_CTRL_SM_STATUS_CS_WFIFOC (0x7L<<3)
2636 #define BCE_CTX_CACHE_CTRL_SM_STATUS_CS_RTAGC (0x7L<<6)
2637 #define BCE_CTX_CACHE_CTRL_SM_STATUS_CS_RFIFOC (0x7L<<9)
2638 #define BCE_CTX_CACHE_CTRL_SM_STATUS_INVALID_BLK_ADDR (0x7fffL<<16)
2640 #define BCE_CTX_CACHE_STATUS 0x00001050
2641 #define BCE_CTX_CACHE_STATUS_HELD_ENTRIES (0x3ffL<<0)
2642 #define BCE_CTX_CACHE_STATUS_MAX_HELD_ENTRIES (0x3ffL<<16)
2644 #define BCE_CTX_DMA_STATUS 0x00001054
2645 #define BCE_CTX_DMA_STATUS_RD_CHAN0_STATUS (0x3L<<0)
2646 #define BCE_CTX_DMA_STATUS_RD_CHAN1_STATUS (0x3L<<2)
2647 #define BCE_CTX_DMA_STATUS_RD_CHAN2_STATUS (0x3L<<4)
2648 #define BCE_CTX_DMA_STATUS_RD_CHAN3_STATUS (0x3L<<6)
2649 #define BCE_CTX_DMA_STATUS_RD_CHAN4_STATUS (0x3L<<8)
2650 #define BCE_CTX_DMA_STATUS_RD_CHAN5_STATUS (0x3L<<10)
2651 #define BCE_CTX_DMA_STATUS_RD_CHAN6_STATUS (0x3L<<12)
2652 #define BCE_CTX_DMA_STATUS_RD_CHAN7_STATUS (0x3L<<14)
2653 #define BCE_CTX_DMA_STATUS_RD_CHAN8_STATUS (0x3L<<16)
2654 #define BCE_CTX_DMA_STATUS_RD_CHAN9_STATUS (0x3L<<18)
2655 #define BCE_CTX_DMA_STATUS_RD_CHAN10_STATUS (0x3L<<20)
2657 #define BCE_CTX_REP_STATUS 0x00001058
2658 #define BCE_CTX_REP_STATUS_ERROR_ENTRY (0x3ffL<<0)
2659 #define BCE_CTX_REP_STATUS_ERROR_CLIENT_ID (0x1fL<<10)
2660 #define BCE_CTX_REP_STATUS_USAGE_CNT_MAX_ERR (1L<<16)
2661 #define BCE_CTX_REP_STATUS_USAGE_CNT_MIN_ERR (1L<<17)
2662 #define BCE_CTX_REP_STATUS_USAGE_CNT_MISS_ERR (1L<<18)
2664 #define BCE_CTX_CKSUM_ERROR_STATUS 0x0000105c
2665 #define BCE_CTX_CKSUM_ERROR_STATUS_CALCULATED (0xffffL<<0)
2666 #define BCE_CTX_CKSUM_ERROR_STATUS_EXPECTED (0xffffL<<16)
2668 #define BCE_CTX_CHNL_LOCK_STATUS_0 0x00001080
2669 #define BCE_CTX_CHNL_LOCK_STATUS_0_CID (0x3fffL<<0)
2670 #define BCE_CTX_CHNL_LOCK_STATUS_0_TYPE (0x3L<<14)
2671 #define BCE_CTX_CHNL_LOCK_STATUS_0_MODE (1L<<16)
2672 #define BCE_CTX_CHNL_LOCK_STATUS_0_MODE_XI (1L<<14)
2673 #define BCE_CTX_CHNL_LOCK_STATUS_0_TYPE_XI (0x7L<<15)
2675 #define BCE_CTX_CHNL_LOCK_STATUS_1 0x00001084
2676 #define BCE_CTX_CHNL_LOCK_STATUS_2 0x00001088
2677 #define BCE_CTX_CHNL_LOCK_STATUS_3 0x0000108c
2678 #define BCE_CTX_CHNL_LOCK_STATUS_4 0x00001090
2679 #define BCE_CTX_CHNL_LOCK_STATUS_5 0x00001094
2680 #define BCE_CTX_CHNL_LOCK_STATUS_6 0x00001098
2681 #define BCE_CTX_CHNL_LOCK_STATUS_7 0x0000109c
2682 #define BCE_CTX_CHNL_LOCK_STATUS_8 0x000010a0
2683 #define BCE_CTX_CHNL_LOCK_STATUS_9 0x000010a4
2685 #define BCE_CTX_CACHE_DATA 0x000010c4
2686 #define BCE_CTX_HOST_PAGE_TBL_CTRL 0x000010c8
2687 #define BCE_CTX_HOST_PAGE_TBL_CTRL_PAGE_TBL_ADDR (0x1ffL<<0)
2688 #define BCE_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ (1L<<30)
2689 #define BCE_CTX_HOST_PAGE_TBL_CTRL_READ_REQ (1L<<31)
2691 #define BCE_CTX_HOST_PAGE_TBL_DATA0 0x000010cc
2692 #define BCE_CTX_HOST_PAGE_TBL_DATA0_VALID (1L<<0)
2693 #define BCE_CTX_HOST_PAGE_TBL_DATA0_VALUE (0xffffffL<<8)
2695 #define BCE_CTX_HOST_PAGE_TBL_DATA1 0x000010d0
2696 #define BCE_CTX_CAM_CTRL 0x000010d4
2697 #define BCE_CTX_CAM_CTRL_CAM_ADDR (0x3ffL<<0)
2698 #define BCE_CTX_CAM_CTRL_RESET (1L<<27)
2699 #define BCE_CTX_CAM_CTRL_INVALIDATE (1L<<28)
2700 #define BCE_CTX_CAM_CTRL_SEARCH (1L<<29)
2701 #define BCE_CTX_CAM_CTRL_WRITE_REQ (1L<<30)
2702 #define BCE_CTX_CAM_CTRL_READ_REQ (1L<<31)
2706 * emac_reg definition
2709 #define BCE_EMAC_MODE 0x00001400
2710 #define BCE_EMAC_MODE_RESET (1L<<0)
2711 #define BCE_EMAC_MODE_HALF_DUPLEX (1L<<1)
2712 #define BCE_EMAC_MODE_PORT (0x3L<<2)
2713 #define BCE_EMAC_MODE_PORT_NONE (0L<<2)
2714 #define BCE_EMAC_MODE_PORT_MII (1L<<2)
2715 #define BCE_EMAC_MODE_PORT_GMII (2L<<2)
2716 #define BCE_EMAC_MODE_PORT_MII_10 (3L<<2)
2717 #define BCE_EMAC_MODE_MAC_LOOP (1L<<4)
2718 #define BCE_EMAC_MODE_25G (1L<<5)
2719 #define BCE_EMAC_MODE_TAGGED_MAC_CTL (1L<<7)
2720 #define BCE_EMAC_MODE_TX_BURST (1L<<8)
2721 #define BCE_EMAC_MODE_MAX_DEFER_DROP_ENA (1L<<9)
2722 #define BCE_EMAC_MODE_EXT_LINK_POL (1L<<10)
2723 #define BCE_EMAC_MODE_FORCE_LINK (1L<<11)
2724 #define BCE_EMAC_MODE_MPKT (1L<<18)
2725 #define BCE_EMAC_MODE_MPKT_RCVD (1L<<19)
2726 #define BCE_EMAC_MODE_ACPI_RCVD (1L<<20)
2728 #define BCE_EMAC_STATUS 0x00001404
2729 #define BCE_EMAC_STATUS_LINK (1L<<11)
2730 #define BCE_EMAC_STATUS_LINK_CHANGE (1L<<12)
2731 #define BCE_EMAC_STATUS_MI_COMPLETE (1L<<22)
2732 #define BCE_EMAC_STATUS_MI_INT (1L<<23)
2733 #define BCE_EMAC_STATUS_AP_ERROR (1L<<24)
2734 #define BCE_EMAC_STATUS_PARITY_ERROR_STATE (1L<<31)
2736 #define BCE_EMAC_ATTENTION_ENA 0x00001408
2737 #define BCE_EMAC_ATTENTION_ENA_LINK (1L<<11)
2738 #define BCE_EMAC_ATTENTION_ENA_MI_COMPLETE (1L<<22)
2739 #define BCE_EMAC_ATTENTION_ENA_MI_INT (1L<<23)
2740 #define BCE_EMAC_ATTENTION_ENA_AP_ERROR (1L<<24)
2742 #define BCE_EMAC_LED 0x0000140c
2743 #define BCE_EMAC_LED_OVERRIDE (1L<<0)
2744 #define BCE_EMAC_LED_1000MB_OVERRIDE (1L<<1)
2745 #define BCE_EMAC_LED_100MB_OVERRIDE (1L<<2)
2746 #define BCE_EMAC_LED_10MB_OVERRIDE (1L<<3)
2747 #define BCE_EMAC_LED_TRAFFIC_OVERRIDE (1L<<4)
2748 #define BCE_EMAC_LED_BLNK_TRAFFIC (1L<<5)
2749 #define BCE_EMAC_LED_TRAFFIC (1L<<6)
2750 #define BCE_EMAC_LED_1000MB (1L<<7)
2751 #define BCE_EMAC_LED_100MB (1L<<8)
2752 #define BCE_EMAC_LED_10MB (1L<<9)
2753 #define BCE_EMAC_LED_TRAFFIC_STAT (1L<<10)
2754 #define BCE_EMAC_LED_BLNK_RATE (0xfffL<<19)
2755 #define BCE_EMAC_LED_BLNK_RATE_ENA (1L<<31)
2757 #define BCE_EMAC_MAC_MATCH0 0x00001410
2758 #define BCE_EMAC_MAC_MATCH1 0x00001414
2759 #define BCE_EMAC_MAC_MATCH2 0x00001418
2760 #define BCE_EMAC_MAC_MATCH3 0x0000141c
2761 #define BCE_EMAC_MAC_MATCH4 0x00001420
2762 #define BCE_EMAC_MAC_MATCH5 0x00001424
2763 #define BCE_EMAC_MAC_MATCH6 0x00001428
2764 #define BCE_EMAC_MAC_MATCH7 0x0000142c
2765 #define BCE_EMAC_MAC_MATCH8 0x00001430
2766 #define BCE_EMAC_MAC_MATCH9 0x00001434
2767 #define BCE_EMAC_MAC_MATCH10 0x00001438
2768 #define BCE_EMAC_MAC_MATCH11 0x0000143c
2769 #define BCE_EMAC_MAC_MATCH12 0x00001440
2770 #define BCE_EMAC_MAC_MATCH13 0x00001444
2771 #define BCE_EMAC_MAC_MATCH14 0x00001448
2772 #define BCE_EMAC_MAC_MATCH15 0x0000144c
2773 #define BCE_EMAC_MAC_MATCH16 0x00001450
2774 #define BCE_EMAC_MAC_MATCH17 0x00001454
2775 #define BCE_EMAC_MAC_MATCH18 0x00001458
2776 #define BCE_EMAC_MAC_MATCH19 0x0000145c
2777 #define BCE_EMAC_MAC_MATCH20 0x00001460
2778 #define BCE_EMAC_MAC_MATCH21 0x00001464
2779 #define BCE_EMAC_MAC_MATCH22 0x00001468
2780 #define BCE_EMAC_MAC_MATCH23 0x0000146c
2781 #define BCE_EMAC_MAC_MATCH24 0x00001470
2782 #define BCE_EMAC_MAC_MATCH25 0x00001474
2783 #define BCE_EMAC_MAC_MATCH26 0x00001478
2784 #define BCE_EMAC_MAC_MATCH27 0x0000147c
2785 #define BCE_EMAC_MAC_MATCH28 0x00001480
2786 #define BCE_EMAC_MAC_MATCH29 0x00001484
2787 #define BCE_EMAC_MAC_MATCH30 0x00001488
2788 #define BCE_EMAC_MAC_MATCH31 0x0000148c
2789 #define BCE_EMAC_BACKOFF_SEED 0x00001498
2790 #define BCE_EMAC_BACKOFF_SEED_EMAC_BACKOFF_SEED (0x3ffL<<0)
2792 #define BCE_EMAC_RX_MTU_SIZE 0x0000149c
2793 #define BCE_EMAC_RX_MTU_SIZE_MTU_SIZE (0xffffL<<0)
2794 #define BCE_EMAC_RX_MTU_SIZE_JUMBO_ENA (1L<<31)
2796 #define BCE_EMAC_SERDES_CNTL 0x000014a4
2797 #define BCE_EMAC_SERDES_CNTL_RXR (0x7L<<0)
2798 #define BCE_EMAC_SERDES_CNTL_RXG (0x3L<<3)
2799 #define BCE_EMAC_SERDES_CNTL_RXCKSEL (1L<<6)
2800 #define BCE_EMAC_SERDES_CNTL_TXBIAS (0x7L<<7)
2801 #define BCE_EMAC_SERDES_CNTL_BGMAX (1L<<10)
2802 #define BCE_EMAC_SERDES_CNTL_BGMIN (1L<<11)
2803 #define BCE_EMAC_SERDES_CNTL_TXMODE (1L<<12)
2804 #define BCE_EMAC_SERDES_CNTL_TXEDGE (1L<<13)
2805 #define BCE_EMAC_SERDES_CNTL_SERDES_MODE (1L<<14)
2806 #define BCE_EMAC_SERDES_CNTL_PLLTEST (1L<<15)
2807 #define BCE_EMAC_SERDES_CNTL_CDET_EN (1L<<16)
2808 #define BCE_EMAC_SERDES_CNTL_TBI_LBK (1L<<17)
2809 #define BCE_EMAC_SERDES_CNTL_REMOTE_LBK (1L<<18)
2810 #define BCE_EMAC_SERDES_CNTL_REV_PHASE (1L<<19)
2811 #define BCE_EMAC_SERDES_CNTL_REGCTL12 (0x3L<<20)
2812 #define BCE_EMAC_SERDES_CNTL_REGCTL25 (0x3L<<22)
2814 #define BCE_EMAC_SERDES_STATUS 0x000014a8
2815 #define BCE_EMAC_SERDES_STATUS_RX_STAT (0xffL<<0)
2816 #define BCE_EMAC_SERDES_STATUS_COMMA_DET (1L<<8)
2818 #define BCE_EMAC_MDIO_COMM 0x000014ac
2819 #define BCE_EMAC_MDIO_COMM_DATA (0xffffL<<0)
2820 #define BCE_EMAC_MDIO_COMM_REG_ADDR (0x1fL<<16)
2821 #define BCE_EMAC_MDIO_COMM_PHY_ADDR (0x1fL<<21)
2822 #define BCE_EMAC_MDIO_COMM_COMMAND (0x3L<<26)
2823 #define BCE_EMAC_MDIO_COMM_COMMAND_UNDEFINED_0 (0L<<26)
2824 #define BCE_EMAC_MDIO_COMM_COMMAND_WRITE (1L<<26)
2825 #define BCE_EMAC_MDIO_COMM_COMMAND_READ (2L<<26)
2826 #define BCE_EMAC_MDIO_COMM_COMMAND_UNDEFINED_3 (3L<<26)
2827 #define BCE_EMAC_MDIO_COMM_FAIL (1L<<28)
2828 #define BCE_EMAC_MDIO_COMM_START_BUSY (1L<<29)
2829 #define BCE_EMAC_MDIO_COMM_DISEXT (1L<<30)
2831 #define BCE_EMAC_MDIO_STATUS 0x000014b0
2832 #define BCE_EMAC_MDIO_STATUS_LINK (1L<<0)
2833 #define BCE_EMAC_MDIO_STATUS_10MB (1L<<1)
2835 #define BCE_EMAC_MDIO_MODE 0x000014b4
2836 #define BCE_EMAC_MDIO_MODE_SHORT_PREAMBLE (1L<<1)
2837 #define BCE_EMAC_MDIO_MODE_AUTO_POLL (1L<<4)
2838 #define BCE_EMAC_MDIO_MODE_BIT_BANG (1L<<8)
2839 #define BCE_EMAC_MDIO_MODE_MDIO (1L<<9)
2840 #define BCE_EMAC_MDIO_MODE_MDIO_OE (1L<<10)
2841 #define BCE_EMAC_MDIO_MODE_MDC (1L<<11)
2842 #define BCE_EMAC_MDIO_MODE_MDINT (1L<<12)
2843 #define BCE_EMAC_MDIO_MODE_CLOCK_CNT (0x1fL<<16)
2845 #define BCE_EMAC_MDIO_AUTO_STATUS 0x000014b8
2846 #define BCE_EMAC_MDIO_AUTO_STATUS_AUTO_ERR (1L<<0)
2848 #define BCE_EMAC_TX_MODE 0x000014bc
2849 #define BCE_EMAC_TX_MODE_RESET (1L<<0)
2850 #define BCE_EMAC_TX_MODE_EXT_PAUSE_EN (1L<<3)
2851 #define BCE_EMAC_TX_MODE_FLOW_EN (1L<<4)
2852 #define BCE_EMAC_TX_MODE_BIG_BACKOFF (1L<<5)
2853 #define BCE_EMAC_TX_MODE_LONG_PAUSE (1L<<6)
2854 #define BCE_EMAC_TX_MODE_LINK_AWARE (1L<<7)
2856 #define BCE_EMAC_TX_STATUS 0x000014c0
2857 #define BCE_EMAC_TX_STATUS_XOFFED (1L<<0)
2858 #define BCE_EMAC_TX_STATUS_XOFF_SENT (1L<<1)
2859 #define BCE_EMAC_TX_STATUS_XON_SENT (1L<<2)
2860 #define BCE_EMAC_TX_STATUS_LINK_UP (1L<<3)
2861 #define BCE_EMAC_TX_STATUS_UNDERRUN (1L<<4)
2863 #define BCE_EMAC_TX_LENGTHS 0x000014c4
2864 #define BCE_EMAC_TX_LENGTHS_SLOT (0xffL<<0)
2865 #define BCE_EMAC_TX_LENGTHS_IPG (0xfL<<8)
2866 #define BCE_EMAC_TX_LENGTHS_IPG_CRS (0x3L<<12)
2868 #define BCE_EMAC_RX_MODE 0x000014c8
2869 #define BCE_EMAC_RX_MODE_RESET (1L<<0)
2870 #define BCE_EMAC_RX_MODE_FLOW_EN (1L<<2)
2871 #define BCE_EMAC_RX_MODE_KEEP_MAC_CONTROL (1L<<3)
2872 #define BCE_EMAC_RX_MODE_KEEP_PAUSE (1L<<4)
2873 #define BCE_EMAC_RX_MODE_ACCEPT_OVERSIZE (1L<<5)
2874 #define BCE_EMAC_RX_MODE_ACCEPT_RUNTS (1L<<6)
2875 #define BCE_EMAC_RX_MODE_LLC_CHK (1L<<7)
2876 #define BCE_EMAC_RX_MODE_PROMISCUOUS (1L<<8)
2877 #define BCE_EMAC_RX_MODE_NO_CRC_CHK (1L<<9)
2878 #define BCE_EMAC_RX_MODE_KEEP_VLAN_TAG (1L<<10)
2879 #define BCE_EMAC_RX_MODE_FILT_BROADCAST (1L<<11)
2880 #define BCE_EMAC_RX_MODE_SORT_MODE (1L<<12)
2882 #define BCE_EMAC_RX_STATUS 0x000014cc
2883 #define BCE_EMAC_RX_STATUS_FFED (1L<<0)
2884 #define BCE_EMAC_RX_STATUS_FF_RECEIVED (1L<<1)
2885 #define BCE_EMAC_RX_STATUS_N_RECEIVED (1L<<2)
2887 #define BCE_EMAC_MULTICAST_HASH0 0x000014d0
2888 #define BCE_EMAC_MULTICAST_HASH1 0x000014d4
2889 #define BCE_EMAC_MULTICAST_HASH2 0x000014d8
2890 #define BCE_EMAC_MULTICAST_HASH3 0x000014dc
2891 #define BCE_EMAC_MULTICAST_HASH4 0x000014e0
2892 #define BCE_EMAC_MULTICAST_HASH5 0x000014e4
2893 #define BCE_EMAC_MULTICAST_HASH6 0x000014e8
2894 #define BCE_EMAC_MULTICAST_HASH7 0x000014ec
2895 #define BCE_EMAC_RX_STAT_IFHCINOCTETS 0x00001500
2896 #define BCE_EMAC_RX_STAT_IFHCINBADOCTETS 0x00001504
2897 #define BCE_EMAC_RX_STAT_ETHERSTATSFRAGMENTS 0x00001508
2898 #define BCE_EMAC_RX_STAT_IFHCINUCASTPKTS 0x0000150c
2899 #define BCE_EMAC_RX_STAT_IFHCINMULTICASTPKTS 0x00001510
2900 #define BCE_EMAC_RX_STAT_IFHCINBROADCASTPKTS 0x00001514
2901 #define BCE_EMAC_RX_STAT_DOT3STATSFCSERRORS 0x00001518
2902 #define BCE_EMAC_RX_STAT_DOT3STATSALIGNMENTERRORS 0x0000151c
2903 #define BCE_EMAC_RX_STAT_DOT3STATSCARRIERSENSEERRORS 0x00001520
2904 #define BCE_EMAC_RX_STAT_XONPAUSEFRAMESRECEIVED 0x00001524
2905 #define BCE_EMAC_RX_STAT_XOFFPAUSEFRAMESRECEIVED 0x00001528
2906 #define BCE_EMAC_RX_STAT_MACCONTROLFRAMESRECEIVED 0x0000152c
2907 #define BCE_EMAC_RX_STAT_XOFFSTATEENTERED 0x00001530
2908 #define BCE_EMAC_RX_STAT_DOT3STATSFRAMESTOOLONG 0x00001534
2909 #define BCE_EMAC_RX_STAT_ETHERSTATSJABBERS 0x00001538
2910 #define BCE_EMAC_RX_STAT_ETHERSTATSUNDERSIZEPKTS 0x0000153c
2911 #define BCE_EMAC_RX_STAT_ETHERSTATSPKTS64OCTETS 0x00001540
2912 #define BCE_EMAC_RX_STAT_ETHERSTATSPKTS65OCTETSTO127OCTETS 0x00001544
2913 #define BCE_EMAC_RX_STAT_ETHERSTATSPKTS128OCTETSTO255OCTETS 0x00001548
2914 #define BCE_EMAC_RX_STAT_ETHERSTATSPKTS256OCTETSTO511OCTETS 0x0000154c
2915 #define BCE_EMAC_RX_STAT_ETHERSTATSPKTS512OCTETSTO1023OCTETS 0x00001550
2916 #define BCE_EMAC_RX_STAT_ETHERSTATSPKTS1024OCTETSTO1522OCTETS 0x00001554
2917 #define BCE_EMAC_RX_STAT_ETHERSTATSPKTS1523OCTETSTO9022OCTETS 0x00001558
2918 #define BCE_EMAC_RXMAC_DEBUG0 0x0000155c
2919 #define BCE_EMAC_RXMAC_DEBUG1 0x00001560
2920 #define BCE_EMAC_RXMAC_DEBUG1_LENGTH_NE_BYTE_COUNT (1L<<0)
2921 #define BCE_EMAC_RXMAC_DEBUG1_LENGTH_OUT_RANGE (1L<<1)
2922 #define BCE_EMAC_RXMAC_DEBUG1_BAD_CRC (1L<<2)
2923 #define BCE_EMAC_RXMAC_DEBUG1_RX_ERROR (1L<<3)
2924 #define BCE_EMAC_RXMAC_DEBUG1_ALIGN_ERROR (1L<<4)
2925 #define BCE_EMAC_RXMAC_DEBUG1_LAST_DATA (1L<<5)
2926 #define BCE_EMAC_RXMAC_DEBUG1_ODD_BYTE_START (1L<<6)
2927 #define BCE_EMAC_RXMAC_DEBUG1_BYTE_COUNT (0xffffL<<7)
2928 #define BCE_EMAC_RXMAC_DEBUG1_SLOT_TIME (0xffL<<23)
2930 #define BCE_EMAC_RXMAC_DEBUG2 0x00001564
2931 #define BCE_EMAC_RXMAC_DEBUG2_SM_STATE (0x7L<<0)
2932 #define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_IDLE (0x0L<<0)
2933 #define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_SFD (0x1L<<0)
2934 #define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_DATA (0x2L<<0)
2935 #define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_SKEEP (0x3L<<0)
2936 #define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_EXT (0x4L<<0)
2937 #define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_DROP (0x5L<<0)
2938 #define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_SDROP (0x6L<<0)
2939 #define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_FC (0x7L<<0)
2940 #define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE (0xfL<<3)
2941 #define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_IDLE (0x0L<<3)
2942 #define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA0 (0x1L<<3)
2943 #define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA1 (0x2L<<3)
2944 #define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA2 (0x3L<<3)
2945 #define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA3 (0x4L<<3)
2946 #define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_ABORT (0x5L<<3)
2947 #define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_WAIT (0x6L<<3)
2948 #define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_STATUS (0x7L<<3)
2949 #define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_LAST (0x8L<<3)
2950 #define BCE_EMAC_RXMAC_DEBUG2_BYTE_IN (0xffL<<7)
2951 #define BCE_EMAC_RXMAC_DEBUG2_FALSEC (1L<<15)
2952 #define BCE_EMAC_RXMAC_DEBUG2_TAGGED (1L<<16)
2953 #define BCE_EMAC_RXMAC_DEBUG2_PAUSE_STATE (1L<<18)
2954 #define BCE_EMAC_RXMAC_DEBUG2_PAUSE_STATE_IDLE (0L<<18)
2955 #define BCE_EMAC_RXMAC_DEBUG2_PAUSE_STATE_PAUSED (1L<<18)
2956 #define BCE_EMAC_RXMAC_DEBUG2_SE_COUNTER (0xfL<<19)
2957 #define BCE_EMAC_RXMAC_DEBUG2_QUANTA (0x1fL<<23)
2959 #define BCE_EMAC_RXMAC_DEBUG3 0x00001568
2960 #define BCE_EMAC_RXMAC_DEBUG3_PAUSE_CTR (0xffffL<<0)
2961 #define BCE_EMAC_RXMAC_DEBUG3_TMP_PAUSE_CTR (0xffffL<<16)
2963 #define BCE_EMAC_RXMAC_DEBUG4 0x0000156c
2964 #define BCE_EMAC_RXMAC_DEBUG4_TYPE_FIELD (0xffffL<<0)
2965 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE (0x3fL<<16)
2966 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_IDLE (0x0L<<16)
2967 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_UMAC2 (0x1L<<16)
2968 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_UMAC3 (0x2L<<16)
2969 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_UNI (0x3L<<16)
2970 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MMAC2 (0x7L<<16)
2971 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MMAC3 (0x5L<<16)
2972 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA1 (0x6L<<16)
2973 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA2 (0x7L<<16)
2974 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA3 (0x8L<<16)
2975 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MC2 (0x9L<<16)
2976 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MC3 (0xaL<<16)
2977 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MWAIT1 (0xeL<<16)
2978 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MWAIT2 (0xfL<<16)
2979 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MCHECK (0x10L<<16)
2980 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MC (0x11L<<16)
2981 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_BC2 (0x12L<<16)
2982 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_BC3 (0x13L<<16)
2983 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA1 (0x14L<<16)
2984 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA2 (0x15L<<16)
2985 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA3 (0x16L<<16)
2986 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_BTYPE (0x17L<<16)
2987 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_BC (0x18L<<16)
2988 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_PTYPE (0x19L<<16)
2989 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_CMD (0x1aL<<16)
2990 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MAC (0x1bL<<16)
2991 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_LATCH (0x1cL<<16)
2992 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_XOFF (0x1dL<<16)
2993 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_XON (0x1eL<<16)
2994 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_PAUSED (0x1fL<<16)
2995 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_NPAUSED (0x20L<<16)
2996 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_TTYPE (0x21L<<16)
2997 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_TVAL (0x22L<<16)
2998 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_USA1 (0x23L<<16)
2999 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_USA2 (0x24L<<16)
3000 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_USA3 (0x25L<<16)
3001 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_UTYPE (0x26L<<16)
3002 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_UTTYPE (0x27L<<16)
3003 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_UTVAL (0x28L<<16)
3004 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MTYPE (0x29L<<16)
3005 #define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_DROP (0x2aL<<16)
3006 #define BCE_EMAC_RXMAC_DEBUG4_DROP_PKT (1L<<22)
3007 #define BCE_EMAC_RXMAC_DEBUG4_SLOT_FILLED (1L<<23)
3008 #define BCE_EMAC_RXMAC_DEBUG4_FALSE_CARRIER (1L<<24)
3009 #define BCE_EMAC_RXMAC_DEBUG4_LAST_DATA (1L<<25)
3010 #define BCE_EMAC_RXMAC_DEBUG4_sfd_FOUND (1L<<26)
3011 #define BCE_EMAC_RXMAC_DEBUG4_ADVANCE (1L<<27)
3012 #define BCE_EMAC_RXMAC_DEBUG4_START (1L<<28)
3014 #define BCE_EMAC_RXMAC_DEBUG5 0x00001570
3015 #define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM (0x7L<<0)
3016 #define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM_IDLE (0L<<0)
3017 #define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM_WAIT_EOF (1L<<0)
3018 #define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM_WAIT_STAT (2L<<0)
3019 #define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4FCRC (3L<<0)
3020 #define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4RDE (4L<<0)
3021 #define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4ALL (5L<<0)
3022 #define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM_1WD_WAIT_STAT (6L<<0)
3023 #define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1 (0x7L<<4)
3024 #define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1_VDW (0x0L<<4)
3025 #define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1_STAT (0x1L<<4)
3026 #define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1_AEOF (0x2L<<4)
3027 #define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1_NEOF (0x3L<<4)
3028 #define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SOF (0x4L<<4)
3029 #define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SAEOF (0x6L<<4)
3030 #define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SNEOF (0x7L<<4)
3031 #define BCE_EMAC_RXMAC_DEBUG5_EOF_DETECTED (1L<<7)
3032 #define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF0 (0x7L<<8)
3033 #define BCE_EMAC_RXMAC_DEBUG5_RPM_IDI_FIFO_FULL (1L<<11)
3034 #define BCE_EMAC_RXMAC_DEBUG5_LOAD_CCODE (1L<<12)
3035 #define BCE_EMAC_RXMAC_DEBUG5_LOAD_DATA (1L<<13)
3036 #define BCE_EMAC_RXMAC_DEBUG5_LOAD_STAT (1L<<14)
3037 #define BCE_EMAC_RXMAC_DEBUG5_CLR_STAT (1L<<15)
3038 #define BCE_EMAC_RXMAC_DEBUG5_IDI_RPM_CCODE (0x3L<<16)
3039 #define BCE_EMAC_RXMAC_DEBUG5_IDI_RPM_ACCEPT (1L<<19)
3040 #define BCE_EMAC_RXMAC_DEBUG5_FMLEN (0xfffL<<20)
3042 #define BCE_EMAC_RX_STAT_AC0 0x00001580
3043 #define BCE_EMAC_RX_STAT_AC1 0x00001584
3044 #define BCE_EMAC_RX_STAT_AC2 0x00001588
3045 #define BCE_EMAC_RX_STAT_AC3 0x0000158c
3046 #define BCE_EMAC_RX_STAT_AC4 0x00001590
3047 #define BCE_EMAC_RX_STAT_AC5 0x00001594
3048 #define BCE_EMAC_RX_STAT_AC6 0x00001598
3049 #define BCE_EMAC_RX_STAT_AC7 0x0000159c
3050 #define BCE_EMAC_RX_STAT_AC8 0x000015a0
3051 #define BCE_EMAC_RX_STAT_AC9 0x000015a4
3052 #define BCE_EMAC_RX_STAT_AC10 0x000015a8
3053 #define BCE_EMAC_RX_STAT_AC11 0x000015ac
3054 #define BCE_EMAC_RX_STAT_AC12 0x000015b0
3055 #define BCE_EMAC_RX_STAT_AC13 0x000015b4
3056 #define BCE_EMAC_RX_STAT_AC14 0x000015b8
3057 #define BCE_EMAC_RX_STAT_AC15 0x000015bc
3058 #define BCE_EMAC_RX_STAT_AC16 0x000015c0
3059 #define BCE_EMAC_RX_STAT_AC17 0x000015c4
3060 #define BCE_EMAC_RX_STAT_AC18 0x000015c8
3061 #define BCE_EMAC_RX_STAT_AC19 0x000015cc
3062 #define BCE_EMAC_RX_STAT_AC20 0x000015d0
3063 #define BCE_EMAC_RX_STAT_AC21 0x000015d4
3064 #define BCE_EMAC_RX_STAT_AC22 0x000015d8
3065 #define BCE_EMAC_RXMAC_SUC_DBG_OVERRUNVEC 0x000015dc
3066 #define BCE_EMAC_TX_STAT_IFHCOUTOCTETS 0x00001600
3067 #define BCE_EMAC_TX_STAT_IFHCOUTBADOCTETS 0x00001604
3068 #define BCE_EMAC_TX_STAT_ETHERSTATSCOLLISIONS 0x00001608
3069 #define BCE_EMAC_TX_STAT_OUTXONSENT 0x0000160c
3070 #define BCE_EMAC_TX_STAT_OUTXOFFSENT 0x00001610
3071 #define BCE_EMAC_TX_STAT_FLOWCONTROLDONE 0x00001614
3072 #define BCE_EMAC_TX_STAT_DOT3STATSSINGLECOLLISIONFRAMES 0x00001618
3073 #define BCE_EMAC_TX_STAT_DOT3STATSMULTIPLECOLLISIONFRAMES 0x0000161c
3074 #define BCE_EMAC_TX_STAT_DOT3STATSDEFERREDTRANSMISSIONS 0x00001620
3075 #define BCE_EMAC_TX_STAT_DOT3STATSEXCESSIVECOLLISIONS 0x00001624
3076 #define BCE_EMAC_TX_STAT_DOT3STATSLATECOLLISIONS 0x00001628
3077 #define BCE_EMAC_TX_STAT_IFHCOUTUCASTPKTS 0x0000162c
3078 #define BCE_EMAC_TX_STAT_IFHCOUTMULTICASTPKTS 0x00001630
3079 #define BCE_EMAC_TX_STAT_IFHCOUTBROADCASTPKTS 0x00001634
3080 #define BCE_EMAC_TX_STAT_ETHERSTATSPKTS64OCTETS 0x00001638
3081 #define BCE_EMAC_TX_STAT_ETHERSTATSPKTS65OCTETSTO127OCTETS 0x0000163c
3082 #define BCE_EMAC_TX_STAT_ETHERSTATSPKTS128OCTETSTO255OCTETS 0x00001640
3083 #define BCE_EMAC_TX_STAT_ETHERSTATSPKTS256OCTETSTO511OCTETS 0x00001644
3084 #define BCE_EMAC_TX_STAT_ETHERSTATSPKTS512OCTETSTO1023OCTETS 0x00001648
3085 #define BCE_EMAC_TX_STAT_ETHERSTATSPKTS1024OCTETSTO1522OCTETS 0x0000164c
3086 #define BCE_EMAC_TX_STAT_ETHERSTATSPKTS1523OCTETSTO9022OCTETS 0x00001650
3087 #define BCE_EMAC_TX_STAT_DOT3STATSINTERNALMACTRANSMITERRORS 0x00001654
3088 #define BCE_EMAC_TXMAC_DEBUG0 0x00001658
3089 #define BCE_EMAC_TXMAC_DEBUG1 0x0000165c
3090 #define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE (0xfL<<0)
3091 #define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_IDLE (0x0L<<0)
3092 #define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_START0 (0x1L<<0)
3093 #define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA0 (0x4L<<0)
3094 #define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA1 (0x5L<<0)
3095 #define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA2 (0x6L<<0)
3096 #define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA3 (0x7L<<0)
3097 #define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_WAIT0 (0x8L<<0)
3098 #define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_WAIT1 (0x9L<<0)
3099 #define BCE_EMAC_TXMAC_DEBUG1_CRS_ENABLE (1L<<4)
3100 #define BCE_EMAC_TXMAC_DEBUG1_BAD_CRC (1L<<5)
3101 #define BCE_EMAC_TXMAC_DEBUG1_SE_COUNTER (0xfL<<6)
3102 #define BCE_EMAC_TXMAC_DEBUG1_SEND_PAUSE (1L<<10)
3103 #define BCE_EMAC_TXMAC_DEBUG1_LATE_COLLISION (1L<<11)
3104 #define BCE_EMAC_TXMAC_DEBUG1_MAX_DEFER (1L<<12)
3105 #define BCE_EMAC_TXMAC_DEBUG1_DEFERRED (1L<<13)
3106 #define BCE_EMAC_TXMAC_DEBUG1_ONE_BYTE (1L<<14)
3107 #define BCE_EMAC_TXMAC_DEBUG1_IPG_TIME (0xfL<<15)
3108 #define BCE_EMAC_TXMAC_DEBUG1_SLOT_TIME (0xffL<<19)
3110 #define BCE_EMAC_TXMAC_DEBUG2 0x00001660
3111 #define BCE_EMAC_TXMAC_DEBUG2_BACK_OFF (0x3ffL<<0)
3112 #define BCE_EMAC_TXMAC_DEBUG2_BYTE_COUNT (0xffffL<<10)
3113 #define BCE_EMAC_TXMAC_DEBUG2_COL_COUNT (0x1fL<<26)
3114 #define BCE_EMAC_TXMAC_DEBUG2_COL_BIT (1L<<31)
3116 #define BCE_EMAC_TXMAC_DEBUG3 0x00001664
3117 #define BCE_EMAC_TXMAC_DEBUG3_SM_STATE (0xfL<<0)
3118 #define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_IDLE (0x0L<<0)
3119 #define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_PRE1 (0x1L<<0)
3120 #define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_PRE2 (0x2L<<0)
3121 #define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_SFD (0x3L<<0)
3122 #define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_DATA (0x4L<<0)
3123 #define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_CRC1 (0x5L<<0)
3124 #define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_CRC2 (0x6L<<0)
3125 #define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_EXT (0x7L<<0)
3126 #define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_STATB (0x8L<<0)
3127 #define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_STATG (0x9L<<0)
3128 #define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_JAM (0xaL<<0)
3129 #define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_EJAM (0xbL<<0)
3130 #define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_BJAM (0xcL<<0)
3131 #define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_SWAIT (0xdL<<0)
3132 #define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_BACKOFF (0xeL<<0)
3133 #define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE (0x7L<<4)
3134 #define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE_IDLE (0x0L<<4)
3135 #define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE_WAIT (0x1L<<4)
3136 #define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE_UNI (0x2L<<4)
3137 #define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE_MC (0x3L<<4)
3138 #define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE_BC2 (0x4L<<4)
3139 #define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE_BC3 (0x5L<<4)
3140 #define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE_BC (0x6L<<4)
3141 #define BCE_EMAC_TXMAC_DEBUG3_CRS_DONE (1L<<7)
3142 #define BCE_EMAC_TXMAC_DEBUG3_XOFF (1L<<8)
3143 #define BCE_EMAC_TXMAC_DEBUG3_SE_COUNTER (0xfL<<9)
3144 #define BCE_EMAC_TXMAC_DEBUG3_QUANTA_COUNTER (0x1fL<<13)
3146 #define BCE_EMAC_TXMAC_DEBUG4 0x00001668
3147 #define BCE_EMAC_TXMAC_DEBUG4_PAUSE_COUNTER (0xffffL<<0)
3148 #define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE (0xfL<<16)
3149 #define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_IDLE (0x0L<<16)
3150 #define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA1 (0x2L<<16)
3151 #define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA2 (0x3L<<16)
3152 #define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA3 (0x6L<<16)
3153 #define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC1 (0x7L<<16)
3154 #define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC2 (0x5L<<16)
3155 #define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC3 (0x4L<<16)
3156 #define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_TYPE (0xcL<<16)
3157 #define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CMD (0xeL<<16)
3158 #define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_TIME (0xaL<<16)
3159 #define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CRC1 (0x8L<<16)
3160 #define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CRC2 (0x9L<<16)
3161 #define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_WAIT (0xdL<<16)
3162 #define BCE_EMAC_TXMAC_DEBUG4_STATS0_VALID (1L<<20)
3163 #define BCE_EMAC_TXMAC_DEBUG4_APPEND_CRC (1L<<21)
3164 #define BCE_EMAC_TXMAC_DEBUG4_SLOT_FILLED (1L<<22)
3165 #define BCE_EMAC_TXMAC_DEBUG4_MAX_DEFER (1L<<23)
3166 #define BCE_EMAC_TXMAC_DEBUG4_SEND_EXTEND (1L<<24)
3167 #define BCE_EMAC_TXMAC_DEBUG4_SEND_PADDING (1L<<25)
3168 #define BCE_EMAC_TXMAC_DEBUG4_EOF_LOC (1L<<26)
3169 #define BCE_EMAC_TXMAC_DEBUG4_COLLIDING (1L<<27)
3170 #define BCE_EMAC_TXMAC_DEBUG4_COL_IN (1L<<28)
3171 #define BCE_EMAC_TXMAC_DEBUG4_BURSTING (1L<<29)
3172 #define BCE_EMAC_TXMAC_DEBUG4_ADVANCE (1L<<30)
3173 #define BCE_EMAC_TXMAC_DEBUG4_GO (1L<<31)
3175 #define BCE_EMAC_TX_STAT_AC0 0x00001680
3176 #define BCE_EMAC_TX_STAT_AC1 0x00001684
3177 #define BCE_EMAC_TX_STAT_AC2 0x00001688
3178 #define BCE_EMAC_TX_STAT_AC3 0x0000168c
3179 #define BCE_EMAC_TX_STAT_AC4 0x00001690
3180 #define BCE_EMAC_TX_STAT_AC5 0x00001694
3181 #define BCE_EMAC_TX_STAT_AC6 0x00001698
3182 #define BCE_EMAC_TX_STAT_AC7 0x0000169c
3183 #define BCE_EMAC_TX_STAT_AC8 0x000016a0
3184 #define BCE_EMAC_TX_STAT_AC9 0x000016a4
3185 #define BCE_EMAC_TX_STAT_AC10 0x000016a8
3186 #define BCE_EMAC_TX_STAT_AC11 0x000016ac
3187 #define BCE_EMAC_TX_STAT_AC12 0x000016b0
3188 #define BCE_EMAC_TX_STAT_AC13 0x000016b4
3189 #define BCE_EMAC_TX_STAT_AC14 0x000016b8
3190 #define BCE_EMAC_TX_STAT_AC15 0x000016bc
3191 #define BCE_EMAC_TX_STAT_AC16 0x000016c0
3192 #define BCE_EMAC_TX_STAT_AC17 0x000016c4
3193 #define BCE_EMAC_TX_STAT_AC18 0x000016c8
3194 #define BCE_EMAC_TX_STAT_AC19 0x000016cc
3195 #define BCE_EMAC_TX_STAT_AC20 0x000016d0
3196 #define BCE_EMAC_TX_STAT_AC21 0x000016d4
3197 #define BCE_EMAC_TXMAC_SUC_DBG_OVERRUNVEC 0x000016d8
3201 * rpm_reg definition
3204 #define BCE_RPM_COMMAND 0x00001800
3205 #define BCE_RPM_COMMAND_ENABLED (1L<<0)
3206 #define BCE_RPM_COMMAND_OVERRUN_ABORT (1L<<4)
3208 #define BCE_RPM_STATUS 0x00001804
3209 #define BCE_RPM_STATUS_MBUF_WAIT (1L<<0)
3210 #define BCE_RPM_STATUS_FREE_WAIT (1L<<1)
3212 #define BCE_RPM_CONFIG 0x00001808
3213 #define BCE_RPM_CONFIG_NO_PSD_HDR_CKSUM (1L<<0)
3214 #define BCE_RPM_CONFIG_ACPI_ENA (1L<<1)
3215 #define BCE_RPM_CONFIG_ACPI_KEEP (1L<<2)
3216 #define BCE_RPM_CONFIG_MP_KEEP (1L<<3)
3217 #define BCE_RPM_CONFIG_SORT_VECT_VAL (0xfL<<4)
3218 #define BCE_RPM_CONFIG_IGNORE_VLAN (1L<<31)
3220 #define BCE_RPM_VLAN_MATCH0 0x00001810
3221 #define BCE_RPM_VLAN_MATCH0_RPM_VLAN_MTCH0_VALUE (0xfffL<<0)
3223 #define BCE_RPM_VLAN_MATCH1 0x00001814
3224 #define BCE_RPM_VLAN_MATCH1_RPM_VLAN_MTCH1_VALUE (0xfffL<<0)
3226 #define BCE_RPM_VLAN_MATCH2 0x00001818
3227 #define BCE_RPM_VLAN_MATCH2_RPM_VLAN_MTCH2_VALUE (0xfffL<<0)
3229 #define BCE_RPM_VLAN_MATCH3 0x0000181c
3230 #define BCE_RPM_VLAN_MATCH3_RPM_VLAN_MTCH3_VALUE (0xfffL<<0)
3232 #define BCE_RPM_SORT_USER0 0x00001820
3233 #define BCE_RPM_SORT_USER0_PM_EN (0xffffL<<0)
3234 #define BCE_RPM_SORT_USER0_BC_EN (1L<<16)
3235 #define BCE_RPM_SORT_USER0_MC_EN (1L<<17)
3236 #define BCE_RPM_SORT_USER0_MC_HSH_EN (1L<<18)
3237 #define BCE_RPM_SORT_USER0_PROM_EN (1L<<19)
3238 #define BCE_RPM_SORT_USER0_VLAN_EN (0xfL<<20)
3239 #define BCE_RPM_SORT_USER0_PROM_VLAN (1L<<24)
3240 #define BCE_RPM_SORT_USER0_ENA (1L<<31)
3242 #define BCE_RPM_SORT_USER1 0x00001824
3243 #define BCE_RPM_SORT_USER1_PM_EN (0xffffL<<0)
3244 #define BCE_RPM_SORT_USER1_BC_EN (1L<<16)
3245 #define BCE_RPM_SORT_USER1_MC_EN (1L<<17)
3246 #define BCE_RPM_SORT_USER1_MC_HSH_EN (1L<<18)
3247 #define BCE_RPM_SORT_USER1_PROM_EN (1L<<19)
3248 #define BCE_RPM_SORT_USER1_VLAN_EN (0xfL<<20)
3249 #define BCE_RPM_SORT_USER1_PROM_VLAN (1L<<24)
3250 #define BCE_RPM_SORT_USER1_ENA (1L<<31)
3252 #define BCE_RPM_SORT_USER2 0x00001828
3253 #define BCE_RPM_SORT_USER2_PM_EN (0xffffL<<0)
3254 #define BCE_RPM_SORT_USER2_BC_EN (1L<<16)
3255 #define BCE_RPM_SORT_USER2_MC_EN (1L<<17)
3256 #define BCE_RPM_SORT_USER2_MC_HSH_EN (1L<<18)
3257 #define BCE_RPM_SORT_USER2_PROM_EN (1L<<19)
3258 #define BCE_RPM_SORT_USER2_VLAN_EN (0xfL<<20)
3259 #define BCE_RPM_SORT_USER2_PROM_VLAN (1L<<24)
3260 #define BCE_RPM_SORT_USER2_ENA (1L<<31)
3262 #define BCE_RPM_SORT_USER3 0x0000182c
3263 #define BCE_RPM_SORT_USER3_PM_EN (0xffffL<<0)
3264 #define BCE_RPM_SORT_USER3_BC_EN (1L<<16)
3265 #define BCE_RPM_SORT_USER3_MC_EN (1L<<17)
3266 #define BCE_RPM_SORT_USER3_MC_HSH_EN (1L<<18)
3267 #define BCE_RPM_SORT_USER3_PROM_EN (1L<<19)
3268 #define BCE_RPM_SORT_USER3_VLAN_EN (0xfL<<20)
3269 #define BCE_RPM_SORT_USER3_PROM_VLAN (1L<<24)
3270 #define BCE_RPM_SORT_USER3_ENA (1L<<31)
3272 #define BCE_RPM_STAT_L2_FILTER_DISCARDS 0x00001840
3273 #define BCE_RPM_STAT_RULE_CHECKER_DISCARDS 0x00001844
3274 #define BCE_RPM_STAT_IFINFTQDISCARDS 0x00001848
3275 #define BCE_RPM_STAT_IFINMBUFDISCARD 0x0000184c
3276 #define BCE_RPM_STAT_RULE_CHECKER_P4_HIT 0x00001850
3277 #define BCE_RPM_STAT_AC0 0x00001880
3278 #define BCE_RPM_STAT_AC1 0x00001884
3279 #define BCE_RPM_STAT_AC2 0x00001888
3280 #define BCE_RPM_STAT_AC3 0x0000188c
3281 #define BCE_RPM_STAT_AC4 0x00001890
3282 #define BCE_RPM_RC_CNTL_0 0x00001900
3283 #define BCE_RPM_RC_CNTL_0_OFFSET (0xffL<<0)
3284 #define BCE_RPM_RC_CNTL_0_CLASS (0x7L<<8)
3285 #define BCE_RPM_RC_CNTL_0_PRIORITY (1L<<11)
3286 #define BCE_RPM_RC_CNTL_0_P4 (1L<<12)
3287 #define BCE_RPM_RC_CNTL_0_HDR_TYPE (0x7L<<13)
3288 #define BCE_RPM_RC_CNTL_0_HDR_TYPE_START (0L<<13)
3289 #define BCE_RPM_RC_CNTL_0_HDR_TYPE_IP (1L<<13)
3290 #define BCE_RPM_RC_CNTL_0_HDR_TYPE_TCP (2L<<13)
3291 #define BCE_RPM_RC_CNTL_0_HDR_TYPE_UDP (3L<<13)
3292 #define BCE_RPM_RC_CNTL_0_HDR_TYPE_DATA (4L<<13)
3293 #define BCE_RPM_RC_CNTL_0_COMP (0x3L<<16)
3294 #define BCE_RPM_RC_CNTL_0_COMP_EQUAL (0L<<16)
3295 #define BCE_RPM_RC_CNTL_0_COMP_NEQUAL (1L<<16)
3296 #define BCE_RPM_RC_CNTL_0_COMP_GREATER (2L<<16)
3297 #define BCE_RPM_RC_CNTL_0_COMP_LESS (3L<<16)
3298 #define BCE_RPM_RC_CNTL_0_SBIT (1L<<19)
3299 #define BCE_RPM_RC_CNTL_0_CMDSEL (0xfL<<20)
3300 #define BCE_RPM_RC_CNTL_0_MAP (1L<<24)
3301 #define BCE_RPM_RC_CNTL_0_DISCARD (1L<<25)
3302 #define BCE_RPM_RC_CNTL_0_MASK (1L<<26)
3303 #define BCE_RPM_RC_CNTL_0_P1 (1L<<27)
3304 #define BCE_RPM_RC_CNTL_0_P2 (1L<<28)
3305 #define BCE_RPM_RC_CNTL_0_P3 (1L<<29)
3306 #define BCE_RPM_RC_CNTL_0_NBIT (1L<<30)
3308 #define BCE_RPM_RC_VALUE_MASK_0 0x00001904
3309 #define BCE_RPM_RC_VALUE_MASK_0_VALUE (0xffffL<<0)
3310 #define BCE_RPM_RC_VALUE_MASK_0_MASK (0xffffL<<16)
3312 #define BCE_RPM_RC_CNTL_1 0x00001908
3313 #define BCE_RPM_RC_CNTL_1_A (0x3ffffL<<0)
3314 #define BCE_RPM_RC_CNTL_1_B (0xfffL<<19)
3316 #define BCE_RPM_RC_VALUE_MASK_1 0x0000190c
3317 #define BCE_RPM_RC_CNTL_2 0x00001910
3318 #define BCE_RPM_RC_CNTL_2_A (0x3ffffL<<0)
3319 #define BCE_RPM_RC_CNTL_2_B (0xfffL<<19)
3321 #define BCE_RPM_RC_VALUE_MASK_2 0x00001914
3322 #define BCE_RPM_RC_CNTL_3 0x00001918
3323 #define BCE_RPM_RC_CNTL_3_A (0x3ffffL<<0)
3324 #define BCE_RPM_RC_CNTL_3_B (0xfffL<<19)
3326 #define BCE_RPM_RC_VALUE_MASK_3 0x0000191c
3327 #define BCE_RPM_RC_CNTL_4 0x00001920
3328 #define BCE_RPM_RC_CNTL_4_A (0x3ffffL<<0)
3329 #define BCE_RPM_RC_CNTL_4_B (0xfffL<<19)
3331 #define BCE_RPM_RC_VALUE_MASK_4 0x00001924
3332 #define BCE_RPM_RC_CNTL_5 0x00001928
3333 #define BCE_RPM_RC_CNTL_5_A (0x3ffffL<<0)
3334 #define BCE_RPM_RC_CNTL_5_B (0xfffL<<19)
3336 #define BCE_RPM_RC_VALUE_MASK_5 0x0000192c
3337 #define BCE_RPM_RC_CNTL_6 0x00001930
3338 #define BCE_RPM_RC_CNTL_6_A (0x3ffffL<<0)
3339 #define BCE_RPM_RC_CNTL_6_B (0xfffL<<19)
3341 #define BCE_RPM_RC_VALUE_MASK_6 0x00001934
3342 #define BCE_RPM_RC_CNTL_7 0x00001938
3343 #define BCE_RPM_RC_CNTL_7_A (0x3ffffL<<0)
3344 #define BCE_RPM_RC_CNTL_7_B (0xfffL<<19)
3346 #define BCE_RPM_RC_VALUE_MASK_7 0x0000193c
3347 #define BCE_RPM_RC_CNTL_8 0x00001940
3348 #define BCE_RPM_RC_CNTL_8_A (0x3ffffL<<0)
3349 #define BCE_RPM_RC_CNTL_8_B (0xfffL<<19)
3351 #define BCE_RPM_RC_VALUE_MASK_8 0x00001944
3352 #define BCE_RPM_RC_CNTL_9 0x00001948
3353 #define BCE_RPM_RC_CNTL_9_A (0x3ffffL<<0)
3354 #define BCE_RPM_RC_CNTL_9_B (0xfffL<<19)
3356 #define BCE_RPM_RC_VALUE_MASK_9 0x0000194c
3357 #define BCE_RPM_RC_CNTL_10 0x00001950
3358 #define BCE_RPM_RC_CNTL_10_A (0x3ffffL<<0)
3359 #define BCE_RPM_RC_CNTL_10_B (0xfffL<<19)
3361 #define BCE_RPM_RC_VALUE_MASK_10 0x00001954
3362 #define BCE_RPM_RC_CNTL_11 0x00001958
3363 #define BCE_RPM_RC_CNTL_11_A (0x3ffffL<<0)
3364 #define BCE_RPM_RC_CNTL_11_B (0xfffL<<19)
3366 #define BCE_RPM_RC_VALUE_MASK_11 0x0000195c
3367 #define BCE_RPM_RC_CNTL_12 0x00001960
3368 #define BCE_RPM_RC_CNTL_12_A (0x3ffffL<<0)
3369 #define BCE_RPM_RC_CNTL_12_B (0xfffL<<19)
3371 #define BCE_RPM_RC_VALUE_MASK_12 0x00001964
3372 #define BCE_RPM_RC_CNTL_13 0x00001968
3373 #define BCE_RPM_RC_CNTL_13_A (0x3ffffL<<0)
3374 #define BCE_RPM_RC_CNTL_13_B (0xfffL<<19)
3376 #define BCE_RPM_RC_VALUE_MASK_13 0x0000196c
3377 #define BCE_RPM_RC_CNTL_14 0x00001970
3378 #define BCE_RPM_RC_CNTL_14_A (0x3ffffL<<0)
3379 #define BCE_RPM_RC_CNTL_14_B (0xfffL<<19)
3381 #define BCE_RPM_RC_VALUE_MASK_14 0x00001974
3382 #define BCE_RPM_RC_CNTL_15 0x00001978
3383 #define BCE_RPM_RC_CNTL_15_A (0x3ffffL<<0)
3384 #define BCE_RPM_RC_CNTL_15_B (0xfffL<<19)
3386 #define BCE_RPM_RC_VALUE_MASK_15 0x0000197c
3387 #define BCE_RPM_RC_CONFIG 0x00001980
3388 #define BCE_RPM_RC_CONFIG_RULE_ENABLE (0xffffL<<0)
3389 #define BCE_RPM_RC_CONFIG_DEF_CLASS (0x7L<<24)
3391 #define BCE_RPM_DEBUG0 0x00001984
3392 #define BCE_RPM_DEBUG0_FM_BCNT (0xffffL<<0)
3393 #define BCE_RPM_DEBUG0_T_DATA_OFST_VLD (1L<<16)
3394 #define BCE_RPM_DEBUG0_T_UDP_OFST_VLD (1L<<17)
3395 #define BCE_RPM_DEBUG0_T_TCP_OFST_VLD (1L<<18)
3396 #define BCE_RPM_DEBUG0_T_IP_OFST_VLD (1L<<19)
3397 #define BCE_RPM_DEBUG0_IP_MORE_FRGMT (1L<<20)
3398 #define BCE_RPM_DEBUG0_T_IP_NO_TCP_UDP_HDR (1L<<21)
3399 #define BCE_RPM_DEBUG0_LLC_SNAP (1L<<22)
3400 #define BCE_RPM_DEBUG0_FM_STARTED (1L<<23)
3401 #define BCE_RPM_DEBUG0_DONE (1L<<24)
3402 #define BCE_RPM_DEBUG0_WAIT_4_DONE (1L<<25)
3403 #define BCE_RPM_DEBUG0_USE_TPBUF_CKSUM (1L<<26)
3404 #define BCE_RPM_DEBUG0_RX_NO_PSD_HDR_CKSUM (1L<<27)
3405 #define BCE_RPM_DEBUG0_IGNORE_VLAN (1L<<28)
3406 #define BCE_RPM_DEBUG0_RP_ENA_ACTIVE (1L<<31)
3408 #define BCE_RPM_DEBUG1 0x00001988
3409 #define BCE_RPM_DEBUG1_FSM_CUR_ST (0xffffL<<0)
3410 #define BCE_RPM_DEBUG1_FSM_CUR_ST_IDLE (0L<<0)
3411 #define BCE_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B6_ALL (1L<<0)
3412 #define BCE_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B2_IPLLC (2L<<0)
3413 #define BCE_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B6_IP (4L<<0)
3414 #define BCE_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B2_IP (8L<<0)
3415 #define BCE_RPM_DEBUG1_FSM_CUR_ST_IP_START (16L<<0)
3416 #define BCE_RPM_DEBUG1_FSM_CUR_ST_IP (32L<<0)
3417 #define BCE_RPM_DEBUG1_FSM_CUR_ST_TCP (64L<<0)
3418 #define BCE_RPM_DEBUG1_FSM_CUR_ST_UDP (128L<<0)
3419 #define BCE_RPM_DEBUG1_FSM_CUR_ST_AH (256L<<0)
3420 #define BCE_RPM_DEBUG1_FSM_CUR_ST_ESP (512L<<0)
3421 #define BCE_RPM_DEBUG1_FSM_CUR_ST_ESP_PAYLOAD (1024L<<0)
3422 #define BCE_RPM_DEBUG1_FSM_CUR_ST_DATA (2048L<<0)
3423 #define BCE_RPM_DEBUG1_FSM_CUR_ST_ADD_CARRY (0x2000L<<0)
3424 #define BCE_RPM_DEBUG1_FSM_CUR_ST_ADD_CARRYOUT (0x4000L<<0)
3425 #define BCE_RPM_DEBUG1_FSM_CUR_ST_LATCH_RESULT (0x8000L<<0)
3426 #define BCE_RPM_DEBUG1_HDR_BCNT (0x7ffL<<16)
3427 #define BCE_RPM_DEBUG1_UNKNOWN_ETYPE_D (1L<<28)
3428 #define BCE_RPM_DEBUG1_VLAN_REMOVED_D2 (1L<<29)
3429 #define BCE_RPM_DEBUG1_VLAN_REMOVED_D1 (1L<<30)
3430 #define BCE_RPM_DEBUG1_EOF_0XTRA_WD (1L<<31)
3432 #define BCE_RPM_DEBUG2 0x0000198c
3433 #define BCE_RPM_DEBUG2_CMD_HIT_VEC (0xffffL<<0)
3434 #define BCE_RPM_DEBUG2_IP_BCNT (0xffL<<16)
3435 #define BCE_RPM_DEBUG2_THIS_CMD_M4 (1L<<24)
3436 #define BCE_RPM_DEBUG2_THIS_CMD_M3 (1L<<25)
3437 #define BCE_RPM_DEBUG2_THIS_CMD_M2 (1L<<26)
3438 #define BCE_RPM_DEBUG2_THIS_CMD_M1 (1L<<27)
3439 #define BCE_RPM_DEBUG2_IPIPE_EMPTY (1L<<28)
3440 #define BCE_RPM_DEBUG2_FM_DISCARD (1L<<29)
3441 #define BCE_RPM_DEBUG2_LAST_RULE_IN_FM_D2 (1L<<30)
3442 #define BCE_RPM_DEBUG2_LAST_RULE_IN_FM_D1 (1L<<31)
3444 #define BCE_RPM_DEBUG3 0x00001990
3445 #define BCE_RPM_DEBUG3_AVAIL_MBUF_PTR (0x1ffL<<0)
3446 #define BCE_RPM_DEBUG3_RDE_RLUPQ_WR_REQ_INT (1L<<9)
3447 #define BCE_RPM_DEBUG3_RDE_RBUF_WR_LAST_INT (1L<<10)
3448 #define BCE_RPM_DEBUG3_RDE_RBUF_WR_REQ_INT (1L<<11)
3449 #define BCE_RPM_DEBUG3_RDE_RBUF_FREE_REQ (1L<<12)
3450 #define BCE_RPM_DEBUG3_RDE_RBUF_ALLOC_REQ (1L<<13)
3451 #define BCE_RPM_DEBUG3_DFSM_MBUF_NOTAVAIL (1L<<14)
3452 #define BCE_RPM_DEBUG3_RBUF_RDE_SOF_DROP (1L<<15)
3453 #define BCE_RPM_DEBUG3_DFIFO_VLD_ENTRY_CT (0xfL<<16)
3454 #define BCE_RPM_DEBUG3_RDE_SRC_FIFO_ALMFULL (1L<<21)
3455 #define BCE_RPM_DEBUG3_DROP_NXT_VLD (1L<<22)
3456 #define BCE_RPM_DEBUG3_DROP_NXT (1L<<23)
3457 #define BCE_RPM_DEBUG3_FTQ_FSM (0x3L<<24)
3458 #define BCE_RPM_DEBUG3_FTQ_FSM_IDLE (0x0L<<24)
3459 #define BCE_RPM_DEBUG3_FTQ_FSM_WAIT_ACK (0x1L<<24)
3460 #define BCE_RPM_DEBUG3_FTQ_FSM_WAIT_FREE (0x2L<<24)
3461 #define BCE_RPM_DEBUG3_MBWRITE_FSM (0x3L<<26)
3462 #define BCE_RPM_DEBUG3_MBWRITE_FSM_WAIT_SOF (0x0L<<26)
3463 #define BCE_RPM_DEBUG3_MBWRITE_FSM_GET_MBUF (0x1L<<26)
3464 #define BCE_RPM_DEBUG3_MBWRITE_FSM_DMA_DATA (0x2L<<26)
3465 #define BCE_RPM_DEBUG3_MBWRITE_FSM_WAIT_DATA (0x3L<<26)
3466 #define BCE_RPM_DEBUG3_MBWRITE_FSM_WAIT_EOF (0x4L<<26)
3467 #define BCE_RPM_DEBUG3_MBWRITE_FSM_WAIT_MF_ACK (0x5L<<26)
3468 #define BCE_RPM_DEBUG3_MBWRITE_FSM_WAIT_DROP_NXT_VLD (0x6L<<26)
3469 #define BCE_RPM_DEBUG3_MBWRITE_FSM_DONE (0x7L<<26)
3470 #define BCE_RPM_DEBUG3_MBFREE_FSM (1L<<29)
3471 #define BCE_RPM_DEBUG3_MBFREE_FSM_IDLE (0L<<29)
3472 #define BCE_RPM_DEBUG3_MBFREE_FSM_WAIT_ACK (1L<<29)
3473 #define BCE_RPM_DEBUG3_MBALLOC_FSM (1L<<30)
3474 #define BCE_RPM_DEBUG3_MBALLOC_FSM_ET_MBUF (0x0L<<30)
3475 #define BCE_RPM_DEBUG3_MBALLOC_FSM_IVE_MBUF (0x1L<<30)
3476 #define BCE_RPM_DEBUG3_CCODE_EOF_ERROR (1L<<31)
3478 #define BCE_RPM_DEBUG4 0x00001994
3479 #define BCE_RPM_DEBUG4_DFSM_MBUF_CLUSTER (0x1ffffffL<<0)
3480 #define BCE_RPM_DEBUG4_DFIFO_CUR_CCODE (0x7L<<25)
3481 #define BCE_RPM_DEBUG4_MBWRITE_FSM (0x7L<<28)
3482 #define BCE_RPM_DEBUG4_DFIFO_EMPTY (1L<<31)
3484 #define BCE_RPM_DEBUG5 0x00001998
3485 #define BCE_RPM_DEBUG5_RDROP_WPTR (0x1fL<<0)
3486 #define BCE_RPM_DEBUG5_RDROP_ACPI_RPTR (0x1fL<<5)
3487 #define BCE_RPM_DEBUG5_RDROP_MC_RPTR (0x1fL<<10)
3488 #define BCE_RPM_DEBUG5_RDROP_RC_RPTR (0x1fL<<15)
3489 #define BCE_RPM_DEBUG5_RDROP_ACPI_EMPTY (1L<<20)
3490 #define BCE_RPM_DEBUG5_RDROP_MC_EMPTY (1L<<21)
3491 #define BCE_RPM_DEBUG5_RDROP_AEOF_VEC_AT_RDROP_MC_RPTR (1L<<22)
3492 #define BCE_RPM_DEBUG5_HOLDREG_WOL_DROP_INT (1L<<23)
3493 #define BCE_RPM_DEBUG5_HOLDREG_DISCARD (1L<<24)
3494 #define BCE_RPM_DEBUG5_HOLDREG_MBUF_NOTAVAIL (1L<<25)
3495 #define BCE_RPM_DEBUG5_HOLDREG_MC_EMPTY (1L<<26)
3496 #define BCE_RPM_DEBUG5_HOLDREG_RC_EMPTY (1L<<27)
3497 #define BCE_RPM_DEBUG5_HOLDREG_FC_EMPTY (1L<<28)
3498 #define BCE_RPM_DEBUG5_HOLDREG_ACPI_EMPTY (1L<<29)
3499 #define BCE_RPM_DEBUG5_HOLDREG_FULL_T (1L<<30)
3500 #define BCE_RPM_DEBUG5_HOLDREG_RD (1L<<31)
3502 #define BCE_RPM_DEBUG6 0x0000199c
3503 #define BCE_RPM_DEBUG6_ACPI_VEC (0xffffL<<0)
3504 #define BCE_RPM_DEBUG6_VEC (0xffffL<<16)
3506 #define BCE_RPM_DEBUG7 0x000019a0
3507 #define BCE_RPM_DEBUG7_RPM_DBG7_LAST_CRC (0xffffffffL<<0)
3509 #define BCE_RPM_DEBUG8 0x000019a4
3510 #define BCE_RPM_DEBUG8_PS_ACPI_FSM (0xfL<<0)
3511 #define BCE_RPM_DEBUG8_PS_ACPI_FSM_IDLE (0L<<0)
3512 #define BCE_RPM_DEBUG8_PS_ACPI_FSM_SOF_W1_ADDR (1L<<0)
3513 #define BCE_RPM_DEBUG8_PS_ACPI_FSM_SOF_W2_ADDR (2L<<0)
3514 #define BCE_RPM_DEBUG8_PS_ACPI_FSM_SOF_W3_ADDR (3L<<0)
3515 #define BCE_RPM_DEBUG8_PS_ACPI_FSM_SOF_WAIT_THBUF (4L<<0)
3516 #define BCE_RPM_DEBUG8_PS_ACPI_FSM_W3_DATA (5L<<0)
3517 #define BCE_RPM_DEBUG8_PS_ACPI_FSM_W0_ADDR (6L<<0)
3518 #define BCE_RPM_DEBUG8_PS_ACPI_FSM_W1_ADDR (7L<<0)
3519 #define BCE_RPM_DEBUG8_PS_ACPI_FSM_W2_ADDR (8L<<0)
3520 #define BCE_RPM_DEBUG8_PS_ACPI_FSM_W3_ADDR (9L<<0)
3521 #define BCE_RPM_DEBUG8_PS_ACPI_FSM_WAIT_THBUF (10L<<0)
3522 #define BCE_RPM_DEBUG8_COMPARE_AT_W0 (1L<<4)
3523 #define BCE_RPM_DEBUG8_COMPARE_AT_W3_DATA (1L<<5)
3524 #define BCE_RPM_DEBUG8_COMPARE_AT_SOF_WAIT (1L<<6)
3525 #define BCE_RPM_DEBUG8_COMPARE_AT_SOF_W3 (1L<<7)
3526 #define BCE_RPM_DEBUG8_COMPARE_AT_SOF_W2 (1L<<8)
3527 #define BCE_RPM_DEBUG8_EOF_W_LTEQ6_VLDBYTES (1L<<9)
3528 #define BCE_RPM_DEBUG8_EOF_W_LTEQ4_VLDBYTES (1L<<10)
3529 #define BCE_RPM_DEBUG8_NXT_EOF_W_12_VLDBYTES (1L<<11)
3530 #define BCE_RPM_DEBUG8_EOF_DET (1L<<12)
3531 #define BCE_RPM_DEBUG8_SOF_DET (1L<<13)
3532 #define BCE_RPM_DEBUG8_WAIT_4_SOF (1L<<14)
3533 #define BCE_RPM_DEBUG8_ALL_DONE (1L<<15)
3534 #define BCE_RPM_DEBUG8_THBUF_ADDR (0x7fL<<16)
3535 #define BCE_RPM_DEBUG8_BYTE_CTR (0xffL<<24)
3537 #define BCE_RPM_DEBUG9 0x000019a8
3538 #define BCE_RPM_DEBUG9_OUTFIFO_COUNT (0x7L<<0)
3539 #define BCE_RPM_DEBUG9_RDE_ACPI_RDY (1L<<3)
3540 #define BCE_RPM_DEBUG9_VLD_RD_ENTRY_CT (0x7L<<4)
3541 #define BCE_RPM_DEBUG9_OUTFIFO_OVERRUN_OCCURRED (1L<<28)
3542 #define BCE_RPM_DEBUG9_INFIFO_OVERRUN_OCCURRED (1L<<29)
3543 #define BCE_RPM_DEBUG9_ACPI_MATCH_INT (1L<<30)
3544 #define BCE_RPM_DEBUG9_ACPI_ENABLE_SYN (1L<<31)
3546 #define BCE_RPM_ACPI_DBG_BUF_W00 0x000019c0
3547 #define BCE_RPM_ACPI_DBG_BUF_W01 0x000019c4
3548 #define BCE_RPM_ACPI_DBG_BUF_W02 0x000019c8
3549 #define BCE_RPM_ACPI_DBG_BUF_W03 0x000019cc
3550 #define BCE_RPM_ACPI_DBG_BUF_W10 0x000019d0
3551 #define BCE_RPM_ACPI_DBG_BUF_W11 0x000019d4
3552 #define BCE_RPM_ACPI_DBG_BUF_W12 0x000019d8
3553 #define BCE_RPM_ACPI_DBG_BUF_W13 0x000019dc
3554 #define BCE_RPM_ACPI_DBG_BUF_W20 0x000019e0
3555 #define BCE_RPM_ACPI_DBG_BUF_W21 0x000019e4
3556 #define BCE_RPM_ACPI_DBG_BUF_W22 0x000019e8
3557 #define BCE_RPM_ACPI_DBG_BUF_W23 0x000019ec
3558 #define BCE_RPM_ACPI_DBG_BUF_W30 0x000019f0
3559 #define BCE_RPM_ACPI_DBG_BUF_W31 0x000019f4
3560 #define BCE_RPM_ACPI_DBG_BUF_W32 0x000019f8
3561 #define BCE_RPM_ACPI_DBG_BUF_W33 0x000019fc
3565 * rlup_reg definition
3568 #define BCE_RLUP_FTQ_CMD 0x000023f8
3569 #define BCE_RLUP_FTQ_CTL 0x000023fc
3570 #define BCE_RLUP_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
3571 #define BCE_RLUP_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
3575 * rv2pcsr_reg definition
3578 #define BCE_RV2PCSR_FTQ_CMD 0x000027f8
3579 #define BCE_RV2PCSR_FTQ_CTL 0x000027fc
3580 #define BCE_RV2PCSR_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
3581 #define BCE_RV2PCSR_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
3585 * rdma_reg definition
3588 #define BCE_RDMA_FTQ_CMD 0x00002ff8
3589 #define BCE_RDMA_FTQ_CTL 0x00002ffc
3590 #define BCE_RDMA_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
3591 #define BCE_RDMA_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
3595 * timer_reg definition
3598 #define BCE_TIMER_COMMAND 0x00004400
3599 #define BCE_TIMER_COMMAND_ENABLED (1L<<0)
3601 #define BCE_TIMER_STATUS 0x00004404
3602 #define BCE_TIMER_STATUS_CMP_FTQ_WAIT (1L<<0)
3603 #define BCE_TIMER_STATUS_POLL_PASS_CNT (1L<<8)
3604 #define BCE_TIMER_STATUS_TMR1_CNT (1L<<9)
3605 #define BCE_TIMER_STATUS_TMR2_CNT (1L<<10)
3606 #define BCE_TIMER_STATUS_TMR3_CNT (1L<<11)
3607 #define BCE_TIMER_STATUS_TMR4_CNT (1L<<12)
3608 #define BCE_TIMER_STATUS_TMR5_CNT (1L<<13)
3610 #define BCE_TIMER_25MHZ_FREE_RUNi 0x00004448
3614 * tsch_reg definition
3617 #define BCE_TSCH_FTQ_CMD 0x00004ff8
3618 #define BCE_TSCH_FTQ_CTL 0x00004ffc
3619 #define BCE_TSCH_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
3620 #define BCE_TSCH_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
3624 * rbuf_reg definition
3627 #define BCE_RBUF_COMMAND 0x00200000
3628 #define BCE_RBUF_COMMAND_ENABLED (1L<<0)
3629 #define BCE_RBUF_COMMAND_FREE_INIT (1L<<1)
3630 #define BCE_RBUF_COMMAND_RAM_INIT (1L<<2)
3631 #define BCE_RBUF_COMMAND_OVER_FREE (1L<<4)
3632 #define BCE_RBUF_COMMAND_ALLOC_REQ (1L<<5)
3634 #define BCE_RBUF_STATUS1 0x00200004
3635 #define BCE_RBUF_STATUS1_FREE_COUNT (0x3ffL<<0)
3637 #define BCE_RBUF_STATUS2 0x00200008
3638 #define BCE_RBUF_STATUS2_FREE_TAIL (0x3ffL<<0)
3639 #define BCE_RBUF_STATUS2_FREE_HEAD (0x3ffL<<16)
3641 #define BCE_RBUF_CONFIG 0x0020000c
3642 #define BCE_RBUF_CONFIG_XOFF_TRIP (0x3ffL<<0)
3643 #define BCE_RBUF_CONFIG_XON_TRIP (0x3ffL<<16)
3645 #define BCE_RBUF_FW_BUF_ALLOC 0x00200010
3646 #define BCE_RBUF_FW_BUF_ALLOC_VALUE (0x1ffL<<7)
3648 #define BCE_RBUF_FW_BUF_FREE 0x00200014
3649 #define BCE_RBUF_FW_BUF_FREE_COUNT (0x7fL<<0)
3650 #define BCE_RBUF_FW_BUF_FREE_TAIL (0x1ffL<<7)
3651 #define BCE_RBUF_FW_BUF_FREE_HEAD (0x1ffL<<16)
3653 #define BCE_RBUF_FW_BUF_SEL 0x00200018
3654 #define BCE_RBUF_FW_BUF_SEL_COUNT (0x7fL<<0)
3655 #define BCE_RBUF_FW_BUF_SEL_TAIL (0x1ffL<<7)
3656 #define BCE_RBUF_FW_BUF_SEL_HEAD (0x1ffL<<16)
3658 #define BCE_RBUF_CONFIG2 0x0020001c
3659 #define BCE_RBUF_CONFIG2_MAC_DROP_TRIP (0x3ffL<<0)
3660 #define BCE_RBUF_CONFIG2_MAC_KEEP_TRIP (0x3ffL<<16)
3662 #define BCE_RBUF_CONFIG3 0x00200020
3663 #define BCE_RBUF_CONFIG3_CU_DROP_TRIP (0x3ffL<<0)
3664 #define BCE_RBUF_CONFIG3_CU_KEEP_TRIP (0x3ffL<<16)
3666 #define BCE_RBUF_PKT_DATA 0x00208000
3667 #define BCE_RBUF_CLIST_DATA 0x00210000
3668 #define BCE_RBUF_BUF_DATA 0x00220000
3672 * rv2p_reg definition
3675 #define BCE_RV2P_COMMAND 0x00002800
3676 #define BCE_RV2P_COMMAND_ENABLED (1L<<0)
3677 #define BCE_RV2P_COMMAND_PROC1_INTRPT (1L<<1)
3678 #define BCE_RV2P_COMMAND_PROC2_INTRPT (1L<<2)
3679 #define BCE_RV2P_COMMAND_ABORT0 (1L<<4)
3680 #define BCE_RV2P_COMMAND_ABORT1 (1L<<5)
3681 #define BCE_RV2P_COMMAND_ABORT2 (1L<<6)
3682 #define BCE_RV2P_COMMAND_ABORT3 (1L<<7)
3683 #define BCE_RV2P_COMMAND_ABORT4 (1L<<8)
3684 #define BCE_RV2P_COMMAND_ABORT5 (1L<<9)
3685 #define BCE_RV2P_COMMAND_PROC1_RESET (1L<<16)
3686 #define BCE_RV2P_COMMAND_PROC2_RESET (1L<<17)
3687 #define BCE_RV2P_COMMAND_CTXIF_RESET (1L<<18)
3689 #define BCE_RV2P_STATUS 0x00002804
3690 #define BCE_RV2P_STATUS_ALWAYS_0 (1L<<0)
3691 #define BCE_RV2P_STATUS_RV2P_GEN_STAT0_CNT (1L<<8)
3692 #define BCE_RV2P_STATUS_RV2P_GEN_STAT1_CNT (1L<<9)
3693 #define BCE_RV2P_STATUS_RV2P_GEN_STAT2_CNT (1L<<10)
3694 #define BCE_RV2P_STATUS_RV2P_GEN_STAT3_CNT (1L<<11)
3695 #define BCE_RV2P_STATUS_RV2P_GEN_STAT4_CNT (1L<<12)
3696 #define BCE_RV2P_STATUS_RV2P_GEN_STAT5_CNT (1L<<13)
3698 #define BCE_RV2P_CONFIG 0x00002808
3699 #define BCE_RV2P_CONFIG_STALL_PROC1 (1L<<0)
3700 #define BCE_RV2P_CONFIG_STALL_PROC2 (1L<<1)
3701 #define BCE_RV2P_CONFIG_PROC1_STALL_ON_ABORT0 (1L<<8)
3702 #define BCE_RV2P_CONFIG_PROC1_STALL_ON_ABORT1 (1L<<9)
3703 #define BCE_RV2P_CONFIG_PROC1_STALL_ON_ABORT2 (1L<<10)
3704 #define BCE_RV2P_CONFIG_PROC1_STALL_ON_ABORT3 (1L<<11)
3705 #define BCE_RV2P_CONFIG_PROC1_STALL_ON_ABORT4 (1L<<12)
3706 #define BCE_RV2P_CONFIG_PROC1_STALL_ON_ABORT5 (1L<<13)
3707 #define BCE_RV2P_CONFIG_PROC2_STALL_ON_ABORT0 (1L<<16)
3708 #define BCE_RV2P_CONFIG_PROC2_STALL_ON_ABORT1 (1L<<17)
3709 #define BCE_RV2P_CONFIG_PROC2_STALL_ON_ABORT2 (1L<<18)
3710 #define BCE_RV2P_CONFIG_PROC2_STALL_ON_ABORT3 (1L<<19)
3711 #define BCE_RV2P_CONFIG_PROC2_STALL_ON_ABORT4 (1L<<20)
3712 #define BCE_RV2P_CONFIG_PROC2_STALL_ON_ABORT5 (1L<<21)
3713 #define BCE_RV2P_CONFIG_PAGE_SIZE (0xfL<<24)
3714 #define BCE_RV2P_CONFIG_PAGE_SIZE_256 (0L<<24)
3715 #define BCE_RV2P_CONFIG_PAGE_SIZE_512 (1L<<24)
3716 #define BCE_RV2P_CONFIG_PAGE_SIZE_1K (2L<<24)
3717 #define BCE_RV2P_CONFIG_PAGE_SIZE_2K (3L<<24)
3718 #define BCE_RV2P_CONFIG_PAGE_SIZE_4K (4L<<24)
3719 #define BCE_RV2P_CONFIG_PAGE_SIZE_8K (5L<<24)
3720 #define BCE_RV2P_CONFIG_PAGE_SIZE_16K (6L<<24)
3721 #define BCE_RV2P_CONFIG_PAGE_SIZE_32K (7L<<24)
3722 #define BCE_RV2P_CONFIG_PAGE_SIZE_64K (8L<<24)
3723 #define BCE_RV2P_CONFIG_PAGE_SIZE_128K (9L<<24)
3724 #define BCE_RV2P_CONFIG_PAGE_SIZE_256K (10L<<24)
3725 #define BCE_RV2P_CONFIG_PAGE_SIZE_512K (11L<<24)
3726 #define BCE_RV2P_CONFIG_PAGE_SIZE_1M (12L<<24)
3728 #define BCE_RV2P_GEN_BFR_ADDR_0 0x00002810
3729 #define BCE_RV2P_GEN_BFR_ADDR_0_VALUE (0xffffL<<16)
3731 #define BCE_RV2P_GEN_BFR_ADDR_1 0x00002814
3732 #define BCE_RV2P_GEN_BFR_ADDR_1_VALUE (0xffffL<<16)
3734 #define BCE_RV2P_GEN_BFR_ADDR_2 0x00002818
3735 #define BCE_RV2P_GEN_BFR_ADDR_2_VALUE (0xffffL<<16)
3737 #define BCE_RV2P_GEN_BFR_ADDR_3 0x0000281c
3738 #define BCE_RV2P_GEN_BFR_ADDR_3_VALUE (0xffffL<<16)
3740 #define BCE_RV2P_INSTR_HIGH 0x00002830
3741 #define BCE_RV2P_INSTR_HIGH_HIGH (0x1fL<<0)
3743 #define BCE_RV2P_INSTR_LOW 0x00002834
3744 #define BCE_RV2P_PROC1_ADDR_CMD 0x00002838
3745 #define BCE_RV2P_PROC1_ADDR_CMD_ADD (0x3ffL<<0)
3746 #define BCE_RV2P_PROC1_ADDR_CMD_RDWR (1L<<31)
3748 #define BCE_RV2P_PROC2_ADDR_CMD 0x0000283c
3749 #define BCE_RV2P_PROC2_ADDR_CMD_ADD (0x3ffL<<0)
3750 #define BCE_RV2P_PROC2_ADDR_CMD_RDWR (1L<<31)
3752 #define BCE_RV2P_PROC1_GRC_DEBUG 0x00002840
3753 #define BCE_RV2P_PROC2_GRC_DEBUG 0x00002844
3754 #define BCE_RV2P_GRC_PROC_DEBUG 0x00002848
3755 #define BCE_RV2P_DEBUG_VECT_PEEK 0x0000284c
3756 #define BCE_RV2P_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0)
3757 #define BCE_RV2P_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11)
3758 #define BCE_RV2P_DEBUG_VECT_PEEK_1_SEL (0xfL<<12)
3759 #define BCE_RV2P_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16)
3760 #define BCE_RV2P_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27)
3761 #define BCE_RV2P_DEBUG_VECT_PEEK_2_SEL (0xfL<<28)
3763 #define BCE_RV2P_PFTQ_DATA 0x00002b40
3764 #define BCE_RV2P_PFTQ_CMD 0x00002b78
3765 #define BCE_RV2P_PFTQ_CMD_OFFSET (0x3ffL<<0)
3766 #define BCE_RV2P_PFTQ_CMD_WR_TOP (1L<<10)
3767 #define BCE_RV2P_PFTQ_CMD_WR_TOP_0 (0L<<10)
3768 #define BCE_RV2P_PFTQ_CMD_WR_TOP_1 (1L<<10)
3769 #define BCE_RV2P_PFTQ_CMD_SFT_RESET (1L<<25)
3770 #define BCE_RV2P_PFTQ_CMD_RD_DATA (1L<<26)
3771 #define BCE_RV2P_PFTQ_CMD_ADD_INTERVEN (1L<<27)
3772 #define BCE_RV2P_PFTQ_CMD_ADD_DATA (1L<<28)
3773 #define BCE_RV2P_PFTQ_CMD_INTERVENE_CLR (1L<<29)
3774 #define BCE_RV2P_PFTQ_CMD_POP (1L<<30)
3775 #define BCE_RV2P_PFTQ_CMD_BUSY (1L<<31)
3777 #define BCE_RV2P_PFTQ_CTL 0x00002b7c
3778 #define BCE_RV2P_PFTQ_CTL_INTERVENE (1L<<0)
3779 #define BCE_RV2P_PFTQ_CTL_OVERFLOW (1L<<1)
3780 #define BCE_RV2P_PFTQ_CTL_FORCE_INTERVENE (1L<<2)
3781 #define BCE_RV2P_PFTQ_CTL_MAX_DEPTH (0x3ffL<<12)
3782 #define BCE_RV2P_PFTQ_CTL_CUR_DEPTH (0x3ffL<<22)
3784 #define BCE_RV2P_TFTQ_DATA 0x00002b80
3785 #define BCE_RV2P_TFTQ_CMD 0x00002bb8
3786 #define BCE_RV2P_TFTQ_CMD_OFFSET (0x3ffL<<0)
3787 #define BCE_RV2P_TFTQ_CMD_WR_TOP (1L<<10)
3788 #define BCE_RV2P_TFTQ_CMD_WR_TOP_0 (0L<<10)
3789 #define BCE_RV2P_TFTQ_CMD_WR_TOP_1 (1L<<10)
3790 #define BCE_RV2P_TFTQ_CMD_SFT_RESET (1L<<25)
3791 #define BCE_RV2P_TFTQ_CMD_RD_DATA (1L<<26)
3792 #define BCE_RV2P_TFTQ_CMD_ADD_INTERVEN (1L<<27)
3793 #define BCE_RV2P_TFTQ_CMD_ADD_DATA (1L<<28)
3794 #define BCE_RV2P_TFTQ_CMD_INTERVENE_CLR (1L<<29)
3795 #define BCE_RV2P_TFTQ_CMD_POP (1L<<30)
3796 #define BCE_RV2P_TFTQ_CMD_BUSY (1L<<31)
3798 #define BCE_RV2P_TFTQ_CTL 0x00002bbc
3799 #define BCE_RV2P_TFTQ_CTL_INTERVENE (1L<<0)
3800 #define BCE_RV2P_TFTQ_CTL_OVERFLOW (1L<<1)
3801 #define BCE_RV2P_TFTQ_CTL_FORCE_INTERVENE (1L<<2)
3802 #define BCE_RV2P_TFTQ_CTL_MAX_DEPTH (0x3ffL<<12)
3803 #define BCE_RV2P_TFTQ_CTL_CUR_DEPTH (0x3ffL<<22)
3805 #define BCE_RV2P_MFTQ_DATA 0x00002bc0
3806 #define BCE_RV2P_MFTQ_CMD 0x00002bf8
3807 #define BCE_RV2P_MFTQ_CMD_OFFSET (0x3ffL<<0)
3808 #define BCE_RV2P_MFTQ_CMD_WR_TOP (1L<<10)
3809 #define BCE_RV2P_MFTQ_CMD_WR_TOP_0 (0L<<10)
3810 #define BCE_RV2P_MFTQ_CMD_WR_TOP_1 (1L<<10)
3811 #define BCE_RV2P_MFTQ_CMD_SFT_RESET (1L<<25)
3812 #define BCE_RV2P_MFTQ_CMD_RD_DATA (1L<<26)
3813 #define BCE_RV2P_MFTQ_CMD_ADD_INTERVEN (1L<<27)
3814 #define BCE_RV2P_MFTQ_CMD_ADD_DATA (1L<<28)
3815 #define BCE_RV2P_MFTQ_CMD_INTERVENE_CLR (1L<<29)
3816 #define BCE_RV2P_MFTQ_CMD_POP (1L<<30)
3817 #define BCE_RV2P_MFTQ_CMD_BUSY (1L<<31)
3819 #define BCE_RV2P_MFTQ_CTL 0x00002bfc
3820 #define BCE_RV2P_MFTQ_CTL_INTERVENE (1L<<0)
3821 #define BCE_RV2P_MFTQ_CTL_OVERFLOW (1L<<1)
3822 #define BCE_RV2P_MFTQ_CTL_FORCE_INTERVENE (1L<<2)
3823 #define BCE_RV2P_MFTQ_CTL_MAX_DEPTH (0x3ffL<<12)
3824 #define BCE_RV2P_MFTQ_CTL_CUR_DEPTH (0x3ffL<<22)
3831 #define BCE_MQ_COMMAND 0x00003c00
3832 #define BCE_MQ_COMMAND_ENABLED (1L<<0)
3833 #define BCE_MQ_COMMAND_INIT (1L<<1)
3834 #define BCE_MQ_COMMAND_OVERFLOW (1L<<4)
3835 #define BCE_MQ_COMMAND_WR_ERROR (1L<<5)
3836 #define BCE_MQ_COMMAND_RD_ERROR (1L<<6)
3837 #define BCE_MQ_COMMAND_IDB_CFG_ERROR (1L<<7)
3838 #define BCE_MQ_COMMAND_IDB_OVERFLOW (1L<<10)
3839 #define BCE_MQ_COMMAND_NO_BIN_ERROR (1L<<11)
3840 #define BCE_MQ_COMMAND_NO_MAP_ERROR (1L<<12)
3842 #define BCE_MQ_STATUS 0x00003c04
3843 #define BCE_MQ_STATUS_CTX_ACCESS_STAT (1L<<16)
3844 #define BCE_MQ_STATUS_CTX_ACCESS64_STAT (1L<<17)
3845 #define BCE_MQ_STATUS_PCI_STALL_STAT (1L<<18)
3846 #define BCE_MQ_STATUS_IDB_OFLOW_STAT (1L<<19)
3848 #define BCE_MQ_CONFIG 0x00003c08
3849 #define BCE_MQ_CONFIG_TX_HIGH_PRI (1L<<0)
3850 #define BCE_MQ_CONFIG_HALT_DIS (1L<<1)
3851 #define BCE_MQ_CONFIG_BIN_MQ_MODE (1L<<2)
3852 #define BCE_MQ_CONFIG_DIS_IDB_DROP (1L<<3)
3853 #define BCE_MQ_CONFIG_KNL_BYP_BLK_SIZE (0x7L<<4)
3854 #define BCE_MQ_CONFIG_KNL_BYP_BLK_SIZE_256 (0L<<4)
3855 #define BCE_MQ_CONFIG_KNL_BYP_BLK_SIZE_512 (1L<<4)
3856 #define BCE_MQ_CONFIG_KNL_BYP_BLK_SIZE_1K (2L<<4)
3857 #define BCE_MQ_CONFIG_KNL_BYP_BLK_SIZE_2K (3L<<4)
3858 #define BCE_MQ_CONFIG_KNL_BYP_BLK_SIZE_4K (4L<<4)
3859 #define BCE_MQ_CONFIG_MAX_DEPTH (0x7fL<<8)
3860 #define BCE_MQ_CONFIG_CUR_DEPTH (0x7fL<<20)
3862 #define BCE_MQ_ENQUEUE1 0x00003c0c
3863 #define BCE_MQ_ENQUEUE1_OFFSET (0x3fL<<2)
3864 #define BCE_MQ_ENQUEUE1_CID (0x3fffL<<8)
3865 #define BCE_MQ_ENQUEUE1_BYTE_MASK (0xfL<<24)
3866 #define BCE_MQ_ENQUEUE1_KNL_MODE (1L<<28)
3868 #define BCE_MQ_ENQUEUE2 0x00003c10
3869 #define BCE_MQ_BAD_WR_ADDR 0x00003c14
3870 #define BCE_MQ_BAD_RD_ADDR 0x00003c18
3871 #define BCE_MQ_KNL_BYP_WIND_START 0x00003c1c
3872 #define BCE_MQ_KNL_BYP_WIND_START_VALUE (0xfffffL<<12)
3874 #define BCE_MQ_KNL_WIND_END 0x00003c20
3875 #define BCE_MQ_KNL_WIND_END_VALUE (0xffffffL<<8)
3877 #define BCE_MQ_KNL_WRITE_MASK1 0x00003c24
3878 #define BCE_MQ_KNL_TX_MASK1 0x00003c28
3879 #define BCE_MQ_KNL_CMD_MASK1 0x00003c2c
3880 #define BCE_MQ_KNL_COND_ENQUEUE_MASK1 0x00003c30
3881 #define BCE_MQ_KNL_RX_V2P_MASK1 0x00003c34
3882 #define BCE_MQ_KNL_WRITE_MASK2 0x00003c38
3883 #define BCE_MQ_KNL_TX_MASK2 0x00003c3c
3884 #define BCE_MQ_KNL_CMD_MASK2 0x00003c40
3885 #define BCE_MQ_KNL_COND_ENQUEUE_MASK2 0x00003c44
3886 #define BCE_MQ_KNL_RX_V2P_MASK2 0x00003c48
3887 #define BCE_MQ_KNL_BYP_WRITE_MASK1 0x00003c4c
3888 #define BCE_MQ_KNL_BYP_TX_MASK1 0x00003c50
3889 #define BCE_MQ_KNL_BYP_CMD_MASK1 0x00003c54
3890 #define BCE_MQ_KNL_BYP_COND_ENQUEUE_MASK1 0x00003c58
3891 #define BCE_MQ_KNL_BYP_RX_V2P_MASK1 0x00003c5c
3892 #define BCE_MQ_KNL_BYP_WRITE_MASK2 0x00003c60
3893 #define BCE_MQ_KNL_BYP_TX_MASK2 0x00003c64
3894 #define BCE_MQ_KNL_BYP_CMD_MASK2 0x00003c68
3895 #define BCE_MQ_KNL_BYP_COND_ENQUEUE_MASK2 0x00003c6c
3896 #define BCE_MQ_KNL_BYP_RX_V2P_MASK2 0x00003c70
3897 #define BCE_MQ_MEM_WR_ADDR 0x00003c74
3898 #define BCE_MQ_MEM_WR_ADDR_VALUE (0x3fL<<0)
3900 #define BCE_MQ_MEM_WR_DATA0 0x00003c78
3901 #define BCE_MQ_MEM_WR_DATA0_VALUE (0xffffffffL<<0)
3903 #define BCE_MQ_MEM_WR_DATA1 0x00003c7c
3904 #define BCE_MQ_MEM_WR_DATA1_VALUE (0xffffffffL<<0)
3906 #define BCE_MQ_MEM_WR_DATA2 0x00003c80
3907 #define BCE_MQ_MEM_WR_DATA2_VALUE (0x3fffffffL<<0)
3908 #define BCE_MQ_MEM_WR_DATA2_VALUE_XI (0x7fffffffL<<0)
3910 #define BCE_MQ_MEM_RD_ADDR 0x00003c84
3911 #define BCE_MQ_MEM_RD_ADDR_VALUE (0x3fL<<0)
3913 #define BCE_MQ_MEM_RD_DATA0 0x00003c88
3914 #define BCE_MQ_MEM_RD_DATA0_VALUE (0xffffffffL<<0)
3916 #define BCE_MQ_MEM_RD_DATA1 0x00003c8c
3917 #define BCE_MQ_MEM_RD_DATA1_VALUE (0xffffffffL<<0)
3919 #define BCE_MQ_MEM_RD_DATA2 0x00003c90
3920 #define BCE_MQ_MEM_RD_DATA2_VALUE (0x3fffffffL<<0)
3921 #define BCE_MQ_MEM_RD_DATA2_VALUE_XI (0x7fffffffL<<0)
3923 #define BCE_MQ_CONFIG2 0x00003d00
3924 #define BCE_MQ_CONFIG2_CONT_SZ (0x7L<<4)
3925 #define BCE_MQ_CONFIG2_FIRST_L4L5 (0x1fL<<8)
3927 #define BCE_MQ_MAP_L2_3 0x00003d2c
3928 #define BCE_MQ_MAP_L2_3_MQ_OFFSET (0xffL<<0)
3929 #define BCE_MQ_MAP_L2_3_SZ (0x3L<<8)
3930 #define BCE_MQ_MAP_L2_3_CTX_OFFSET (0x2ffL<<10)
3931 #define BCE_MQ_MAP_L2_3_BIN_OFFSET (0x7L<<23)
3932 #define BCE_MQ_MAP_L2_3_ARM (0x3L<<26)
3933 #define BCE_MQ_MAP_L2_3_ENA (0x1L<<31)
3934 #define BCE_MQ_MAP_L2_3_DEFAULT 0x82004646
3936 #define BCE_MQ_MAP_L2_5 0x00003d34
3937 #define BCE_MQ_MAP_L2_5_MQ_OFFSET (0xffL<<0)
3938 #define BCE_MQ_MAP_L2_5_SZ (0x3L<<8)
3939 #define BCE_MQ_MAP_L2_5_CTX_OFFSET (0x2ffL<<10)
3940 #define BCE_MQ_MAP_L2_5_BIN_OFFSET (0x7L<<23)
3941 #define BCE_MQ_MAP_L2_5_ARM (0x3L<<26)
3942 #define BCE_MQ_MAP_L2_5_ENA (0x1L<<31)
3943 #define BCE_MQ_MAP_L2_5_DEFAULT 0x83000b08
3947 * csch_reg definition
3950 #define BCE_CSCH_COMMAND 0x00004000
3951 #define BCE_CSCH_CH_FTQ_CMD 0x000043f8
3952 #define BCE_CSCH_CH_FTQ_CTL 0x000043fc
3953 #define BCE_CSCH_CH_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
3954 #define BCE_CSCH_CH_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
3958 * tbdr_reg definition
3961 #define BCE_TBDR_COMMAND 0x00005000
3962 #define BCE_TBDR_COMMAND_ENABLE (1L<<0)
3963 #define BCE_TBDR_COMMAND_SOFT_RST (1L<<1)
3964 #define BCE_TBDR_COMMAND_MSTR_ABORT (1L<<4)
3966 #define BCE_TBDR_STATUS 0x00005004
3967 #define BCE_TBDR_STATUS_DMA_WAIT (1L<<0)
3968 #define BCE_TBDR_STATUS_FTQ_WAIT (1L<<1)
3969 #define BCE_TBDR_STATUS_FIFO_OVERFLOW (1L<<2)
3970 #define BCE_TBDR_STATUS_FIFO_UNDERFLOW (1L<<3)
3971 #define BCE_TBDR_STATUS_SEARCHMISS_ERROR (1L<<4)
3972 #define BCE_TBDR_STATUS_FTQ_ENTRY_CNT (1L<<5)
3973 #define BCE_TBDR_STATUS_BURST_CNT (1L<<6)
3975 #define BCE_TBDR_CONFIG 0x00005008
3976 #define BCE_TBDR_CONFIG_MAX_BDS (0xffL<<0)
3977 #define BCE_TBDR_CONFIG_SWAP_MODE (1L<<8)
3978 #define BCE_TBDR_CONFIG_PRIORITY (1L<<9)
3979 #define BCE_TBDR_CONFIG_CACHE_NEXT_PAGE_PTRS (1L<<10)
3980 #define BCE_TBDR_CONFIG_PAGE_SIZE (0xfL<<24)
3981 #define BCE_TBDR_CONFIG_PAGE_SIZE_256 (0L<<24)
3982 #define BCE_TBDR_CONFIG_PAGE_SIZE_512 (1L<<24)
3983 #define BCE_TBDR_CONFIG_PAGE_SIZE_1K (2L<<24)
3984 #define BCE_TBDR_CONFIG_PAGE_SIZE_2K (3L<<24)
3985 #define BCE_TBDR_CONFIG_PAGE_SIZE_4K (4L<<24)
3986 #define BCE_TBDR_CONFIG_PAGE_SIZE_8K (5L<<24)
3987 #define BCE_TBDR_CONFIG_PAGE_SIZE_16K (6L<<24)
3988 #define BCE_TBDR_CONFIG_PAGE_SIZE_32K (7L<<24)
3989 #define BCE_TBDR_CONFIG_PAGE_SIZE_64K (8L<<24)
3990 #define BCE_TBDR_CONFIG_PAGE_SIZE_128K (9L<<24)
3991 #define BCE_TBDR_CONFIG_PAGE_SIZE_256K (10L<<24)
3992 #define BCE_TBDR_CONFIG_PAGE_SIZE_512K (11L<<24)
3993 #define BCE_TBDR_CONFIG_PAGE_SIZE_1M (12L<<24)
3995 #define BCE_TBDR_DEBUG_VECT_PEEK 0x0000500c
3996 #define BCE_TBDR_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0)
3997 #define BCE_TBDR_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11)
3998 #define BCE_TBDR_DEBUG_VECT_PEEK_1_SEL (0xfL<<12)
3999 #define BCE_TBDR_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16)
4000 #define BCE_TBDR_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27)
4001 #define BCE_TBDR_DEBUG_VECT_PEEK_2_SEL (0xfL<<28)
4003 #define BCE_TBDR_FTQ_DATA 0x000053c0
4004 #define BCE_TBDR_FTQ_CMD 0x000053f8
4005 #define BCE_TBDR_FTQ_CMD_OFFSET (0x3ffL<<0)
4006 #define BCE_TBDR_FTQ_CMD_WR_TOP (1L<<10)
4007 #define BCE_TBDR_FTQ_CMD_WR_TOP_0 (0L<<10)
4008 #define BCE_TBDR_FTQ_CMD_WR_TOP_1 (1L<<10)
4009 #define BCE_TBDR_FTQ_CMD_SFT_RESET (1L<<25)
4010 #define BCE_TBDR_FTQ_CMD_RD_DATA (1L<<26)
4011 #define BCE_TBDR_FTQ_CMD_ADD_INTERVEN (1L<<27)
4012 #define BCE_TBDR_FTQ_CMD_ADD_DATA (1L<<28)
4013 #define BCE_TBDR_FTQ_CMD_INTERVENE_CLR (1L<<29)
4014 #define BCE_TBDR_FTQ_CMD_POP (1L<<30)
4015 #define BCE_TBDR_FTQ_CMD_BUSY (1L<<31)
4017 #define BCE_TBDR_FTQ_CTL 0x000053fc
4018 #define BCE_TBDR_FTQ_CTL_INTERVENE (1L<<0)
4019 #define BCE_TBDR_FTQ_CTL_OVERFLOW (1L<<1)
4020 #define BCE_TBDR_FTQ_CTL_FORCE_INTERVENE (1L<<2)
4021 #define BCE_TBDR_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
4022 #define BCE_TBDR_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
4027 * tdma_reg definition
4030 #define BCE_TDMA_COMMAND 0x00005c00
4031 #define BCE_TDMA_COMMAND_ENABLED (1L<<0)
4032 #define BCE_TDMA_COMMAND_MASTER_ABORT (1L<<4)
4033 #define BCE_TDMA_COMMAND_BAD_L2_LENGTH_ABORT (1L<<7)
4035 #define BCE_TDMA_STATUS 0x00005c04
4036 #define BCE_TDMA_STATUS_DMA_WAIT (1L<<0)
4037 #define BCE_TDMA_STATUS_PAYLOAD_WAIT (1L<<1)
4038 #define BCE_TDMA_STATUS_PATCH_FTQ_WAIT (1L<<2)
4039 #define BCE_TDMA_STATUS_LOCK_WAIT (1L<<3)
4040 #define BCE_TDMA_STATUS_FTQ_ENTRY_CNT (1L<<16)
4041 #define BCE_TDMA_STATUS_BURST_CNT (1L<<17)
4043 #define BCE_TDMA_CONFIG 0x00005c08
4044 #define BCE_TDMA_CONFIG_ONE_DMA (1L<<0)
4045 #define BCE_TDMA_CONFIG_ONE_RECORD (1L<<1)
4046 #define BCE_TDMA_CONFIG_LIMIT_SZ (0xfL<<4)
4047 #define BCE_TDMA_CONFIG_LIMIT_SZ_64 (0L<<4)
4048 #define BCE_TDMA_CONFIG_LIMIT_SZ_128 (0x4L<<4)
4049 #define BCE_TDMA_CONFIG_LIMIT_SZ_256 (0x6L<<4)
4050 #define BCE_TDMA_CONFIG_LIMIT_SZ_512 (0x8L<<4)
4051 #define BCE_TDMA_CONFIG_LINE_SZ (0xfL<<8)
4052 #define BCE_TDMA_CONFIG_LINE_SZ_64 (0L<<8)
4053 #define BCE_TDMA_CONFIG_LINE_SZ_128 (4L<<8)
4054 #define BCE_TDMA_CONFIG_LINE_SZ_256 (6L<<8)
4055 #define BCE_TDMA_CONFIG_LINE_SZ_512 (8L<<8)
4056 #define BCE_TDMA_CONFIG_ALIGN_ENA (1L<<15)
4057 #define BCE_TDMA_CONFIG_CHK_L2_BD (1L<<16)
4058 #define BCE_TDMA_CONFIG_FIFO_CMP (0xfL<<20)
4060 #define BCE_TDMA_PAYLOAD_PROD 0x00005c0c
4061 #define BCE_TDMA_PAYLOAD_PROD_VALUE (0x1fffL<<3)
4063 #define BCE_TDMA_DBG_WATCHDOG 0x00005c10
4064 #define BCE_TDMA_DBG_TRIGGER 0x00005c14
4065 #define BCE_TDMA_DMAD_FSM 0x00005c80
4066 #define BCE_TDMA_DMAD_FSM_BD_INVLD (1L<<0)
4067 #define BCE_TDMA_DMAD_FSM_PUSH (0xfL<<4)
4068 #define BCE_TDMA_DMAD_FSM_ARB_TBDC (0x3L<<8)
4069 #define BCE_TDMA_DMAD_FSM_ARB_CTX (1L<<12)
4070 #define BCE_TDMA_DMAD_FSM_DR_INTF (1L<<16)
4071 #define BCE_TDMA_DMAD_FSM_DMAD (0x7L<<20)
4072 #define BCE_TDMA_DMAD_FSM_BD (0xfL<<24)
4074 #define BCE_TDMA_DMAD_STATUS 0x00005c84
4075 #define BCE_TDMA_DMAD_STATUS_RHOLD_PUSH_ENTRY (0x3L<<0)
4076 #define BCE_TDMA_DMAD_STATUS_RHOLD_DMAD_ENTRY (0x3L<<4)
4077 #define BCE_TDMA_DMAD_STATUS_RHOLD_BD_ENTRY (0x3L<<8)
4078 #define BCE_TDMA_DMAD_STATUS_IFTQ_ENUM (0xfL<<12)
4080 #define BCE_TDMA_DR_INTF_FSM 0x00005c88
4081 #define BCE_TDMA_DR_INTF_FSM_L2_COMP (0x3L<<0)
4082 #define BCE_TDMA_DR_INTF_FSM_TPATQ (0x7L<<4)
4083 #define BCE_TDMA_DR_INTF_FSM_TPBUF (0x3L<<8)
4084 #define BCE_TDMA_DR_INTF_FSM_DR_BUF (0x7L<<12)
4085 #define BCE_TDMA_DR_INTF_FSM_DMAD (0x7L<<16)
4087 #define BCE_TDMA_DR_INTF_STATUS 0x00005c8c
4088 #define BCE_TDMA_DR_INTF_STATUS_HOLE_PHASE (0x7L<<0)
4089 #define BCE_TDMA_DR_INTF_STATUS_DATA_AVAIL (0x3L<<4)
4090 #define BCE_TDMA_DR_INTF_STATUS_SHIFT_ADDR (0x7L<<8)
4091 #define BCE_TDMA_DR_INTF_STATUS_NXT_PNTR (0xfL<<12)
4092 #define BCE_TDMA_DR_INTF_STATUS_BYTE_COUNT (0x7L<<16)
4094 #define BCE_TDMA_FTQ_DATA 0x00005fc0
4095 #define BCE_TDMA_FTQ_CMD 0x00005ff8
4096 #define BCE_TDMA_FTQ_CMD_OFFSET (0x3ffL<<0)
4097 #define BCE_TDMA_FTQ_CMD_WR_TOP (1L<<10)
4098 #define BCE_TDMA_FTQ_CMD_WR_TOP_0 (0L<<10)
4099 #define BCE_TDMA_FTQ_CMD_WR_TOP_1 (1L<<10)
4100 #define BCE_TDMA_FTQ_CMD_SFT_RESET (1L<<25)
4101 #define BCE_TDMA_FTQ_CMD_RD_DATA (1L<<26)
4102 #define BCE_TDMA_FTQ_CMD_ADD_INTERVEN (1L<<27)
4103 #define BCE_TDMA_FTQ_CMD_ADD_DATA (1L<<28)
4104 #define BCE_TDMA_FTQ_CMD_INTERVENE_CLR (1L<<29)
4105 #define BCE_TDMA_FTQ_CMD_POP (1L<<30)
4106 #define BCE_TDMA_FTQ_CMD_BUSY (1L<<31)
4108 #define BCE_TDMA_FTQ_CTL 0x00005ffc
4109 #define BCE_TDMA_FTQ_CTL_INTERVENE (1L<<0)
4110 #define BCE_TDMA_FTQ_CTL_OVERFLOW (1L<<1)
4111 #define BCE_TDMA_FTQ_CTL_FORCE_INTERVENE (1L<<2)
4112 #define BCE_TDMA_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
4113 #define BCE_TDMA_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
4117 * nvm_reg definition
4120 #define BCE_NVM_COMMAND 0x00006400
4121 #define BCE_NVM_COMMAND_RST (1L<<0)
4122 #define BCE_NVM_COMMAND_DONE (1L<<3)
4123 #define BCE_NVM_COMMAND_DOIT (1L<<4)
4124 #define BCE_NVM_COMMAND_WR (1L<<5)
4125 #define BCE_NVM_COMMAND_ERASE (1L<<6)
4126 #define BCE_NVM_COMMAND_FIRST (1L<<7)
4127 #define BCE_NVM_COMMAND_LAST (1L<<8)
4128 #define BCE_NVM_COMMAND_WREN (1L<<16)
4129 #define BCE_NVM_COMMAND_WRDI (1L<<17)
4130 #define BCE_NVM_COMMAND_EWSR (1L<<18)
4131 #define BCE_NVM_COMMAND_WRSR (1L<<19)
4133 #define BCE_NVM_STATUS 0x00006404
4134 #define BCE_NVM_STATUS_PI_FSM_STATE (0xfL<<0)
4135 #define BCE_NVM_STATUS_EE_FSM_STATE (0xfL<<4)
4136 #define BCE_NVM_STATUS_EQ_FSM_STATE (0xfL<<8)
4138 #define BCE_NVM_WRITE 0x00006408
4139 #define BCE_NVM_WRITE_NVM_WRITE_VALUE (0xffffffffL<<0)
4140 #define BCE_NVM_WRITE_NVM_WRITE_VALUE_BIT_BANG (0L<<0)
4141 #define BCE_NVM_WRITE_NVM_WRITE_VALUE_EECLK (1L<<0)
4142 #define BCE_NVM_WRITE_NVM_WRITE_VALUE_EEDATA (2L<<0)
4143 #define BCE_NVM_WRITE_NVM_WRITE_VALUE_SCLK (4L<<0)
4144 #define BCE_NVM_WRITE_NVM_WRITE_VALUE_CS_B (8L<<0)
4145 #define BCE_NVM_WRITE_NVM_WRITE_VALUE_SO (16L<<0)
4146 #define BCE_NVM_WRITE_NVM_WRITE_VALUE_SI (32L<<0)
4148 #define BCE_NVM_ADDR 0x0000640c
4149 #define BCE_NVM_ADDR_NVM_ADDR_VALUE (0xffffffL<<0)
4150 #define BCE_NVM_ADDR_NVM_ADDR_VALUE_BIT_BANG (0L<<0)
4151 #define BCE_NVM_ADDR_NVM_ADDR_VALUE_EECLK (1L<<0)
4152 #define BCE_NVM_ADDR_NVM_ADDR_VALUE_EEDATA (2L<<0)
4153 #define BCE_NVM_ADDR_NVM_ADDR_VALUE_SCLK (4L<<0)
4154 #define BCE_NVM_ADDR_NVM_ADDR_VALUE_CS_B (8L<<0)
4155 #define BCE_NVM_ADDR_NVM_ADDR_VALUE_SO (16L<<0)
4156 #define BCE_NVM_ADDR_NVM_ADDR_VALUE_SI (32L<<0)
4158 #define BCE_NVM_READ 0x00006410
4159 #define BCE_NVM_READ_NVM_READ_VALUE (0xffffffffL<<0)
4160 #define BCE_NVM_READ_NVM_READ_VALUE_BIT_BANG (0L<<0)
4161 #define BCE_NVM_READ_NVM_READ_VALUE_EECLK (1L<<0)
4162 #define BCE_NVM_READ_NVM_READ_VALUE_EEDATA (2L<<0)
4163 #define BCE_NVM_READ_NVM_READ_VALUE_SCLK (4L<<0)
4164 #define BCE_NVM_READ_NVM_READ_VALUE_CS_B (8L<<0)
4165 #define BCE_NVM_READ_NVM_READ_VALUE_SO (16L<<0)
4166 #define BCE_NVM_READ_NVM_READ_VALUE_SI (32L<<0)
4168 #define BCE_NVM_CFG1 0x00006414
4169 #define BCE_NVM_CFG1_FLASH_MODE (1L<<0)
4170 #define BCE_NVM_CFG1_BUFFER_MODE (1L<<1)
4171 #define BCE_NVM_CFG1_PASS_MODE (1L<<2)
4172 #define BCE_NVM_CFG1_BITBANG_MODE (1L<<3)
4173 #define BCE_NVM_CFG1_STATUS_BIT (0x7L<<4)
4174 #define BCE_NVM_CFG1_STATUS_BIT_FLASH_RDY (0L<<4)
4175 #define BCE_NVM_CFG1_STATUS_BIT_BUFFER_RDY (7L<<4)
4176 #define BCE_NVM_CFG1_SPI_CLK_DIV (0xfL<<7)
4177 #define BCE_NVM_CFG1_SEE_CLK_DIV (0x7ffL<<11)
4178 #define BCE_NVM_CFG1_PROTECT_MODE (1L<<24)
4179 #define BCE_NVM_CFG1_FLASH_SIZE (1L<<25)
4180 #define BCE_NVM_CFG1_COMPAT_BYPASSS (1L<<31)
4182 #define BCE_NVM_CFG2 0x00006418
4183 #define BCE_NVM_CFG2_ERASE_CMD (0xffL<<0)
4184 #define BCE_NVM_CFG2_DUMMY (0xffL<<8)
4185 #define BCE_NVM_CFG2_STATUS_CMD (0xffL<<16)
4187 #define BCE_NVM_CFG3 0x0000641c
4188 #define BCE_NVM_CFG3_BUFFER_RD_CMD (0xffL<<0)
4189 #define BCE_NVM_CFG3_WRITE_CMD (0xffL<<8)
4190 #define BCE_NVM_CFG3_BUFFER_WRITE_CMD (0xffL<<16)
4191 #define BCE_NVM_CFG3_READ_CMD (0xffL<<24)
4193 #define BCE_NVM_SW_ARB 0x00006420
4194 #define BCE_NVM_SW_ARB_ARB_REQ_SET0 (1L<<0)
4195 #define BCE_NVM_SW_ARB_ARB_REQ_SET1 (1L<<1)
4196 #define BCE_NVM_SW_ARB_ARB_REQ_SET2 (1L<<2)
4197 #define BCE_NVM_SW_ARB_ARB_REQ_SET3 (1L<<3)
4198 #define BCE_NVM_SW_ARB_ARB_REQ_CLR0 (1L<<4)
4199 #define BCE_NVM_SW_ARB_ARB_REQ_CLR1 (1L<<5)
4200 #define BCE_NVM_SW_ARB_ARB_REQ_CLR2 (1L<<6)
4201 #define BCE_NVM_SW_ARB_ARB_REQ_CLR3 (1L<<7)
4202 #define BCE_NVM_SW_ARB_ARB_ARB0 (1L<<8)
4203 #define BCE_NVM_SW_ARB_ARB_ARB1 (1L<<9)
4204 #define BCE_NVM_SW_ARB_ARB_ARB2 (1L<<10)
4205 #define BCE_NVM_SW_ARB_ARB_ARB3 (1L<<11)
4206 #define BCE_NVM_SW_ARB_REQ0 (1L<<12)
4207 #define BCE_NVM_SW_ARB_REQ1 (1L<<13)
4208 #define BCE_NVM_SW_ARB_REQ2 (1L<<14)
4209 #define BCE_NVM_SW_ARB_REQ3 (1L<<15)
4211 #define BCE_NVM_ACCESS_ENABLE 0x00006424
4212 #define BCE_NVM_ACCESS_ENABLE_EN (1L<<0)
4213 #define BCE_NVM_ACCESS_ENABLE_WR_EN (1L<<1)
4215 #define BCE_NVM_WRITE1 0x00006428
4216 #define BCE_NVM_WRITE1_WREN_CMD (0xffL<<0)
4217 #define BCE_NVM_WRITE1_WRDI_CMD (0xffL<<8)
4218 #define BCE_NVM_WRITE1_SR_DATA (0xffL<<16)
4225 #define BCE_HC_COMMAND 0x00006800
4226 #define BCE_HC_COMMAND_ENABLE (1L<<0)
4227 #define BCE_HC_COMMAND_SKIP_ABORT (1L<<4)
4228 #define BCE_HC_COMMAND_COAL_NOW (1L<<16)
4229 #define BCE_HC_COMMAND_COAL_NOW_WO_INT (1L<<17)
4230 #define BCE_HC_COMMAND_STATS_NOW (1L<<18)
4231 #define BCE_HC_COMMAND_FORCE_INT (0x3L<<19)
4232 #define BCE_HC_COMMAND_FORCE_INT_NULL (0L<<19)
4233 #define BCE_HC_COMMAND_FORCE_INT_HIGH (1L<<19)
4234 #define BCE_HC_COMMAND_FORCE_INT_LOW (2L<<19)
4235 #define BCE_HC_COMMAND_FORCE_INT_FREE (3L<<19)
4236 #define BCE_HC_COMMAND_CLR_STAT_NOW (1L<<21)
4237 #define BCE_HC_COMMAND_MAIN_PWR_INT (1L<<22)
4238 #define BCE_HC_COMMAND_COAL_ON_NEXT_EVENT (1L<<27)
4240 #define BCE_HC_STATUS 0x00006804
4241 #define BCE_HC_STATUS_MASTER_ABORT (1L<<0)
4242 #define BCE_HC_STATUS_PARITY_ERROR_STATE (1L<<1)
4243 #define BCE_HC_STATUS_PCI_CLK_CNT_STAT (1L<<16)
4244 #define BCE_HC_STATUS_CORE_CLK_CNT_STAT (1L<<17)
4245 #define BCE_HC_STATUS_NUM_STATUS_BLOCKS_STAT (1L<<18)
4246 #define BCE_HC_STATUS_NUM_INT_GEN_STAT (1L<<19)
4247 #define BCE_HC_STATUS_NUM_INT_MBOX_WR_STAT (1L<<20)
4248 #define BCE_HC_STATUS_CORE_CLKS_TO_HW_INTACK_STAT (1L<<23)
4249 #define BCE_HC_STATUS_CORE_CLKS_TO_SW_INTACK_STAT (1L<<24)
4250 #define BCE_HC_STATUS_CORE_CLKS_DURING_SW_INTACK_STAT (1L<<25)
4252 #define BCE_HC_CONFIG 0x00006808
4253 #define BCE_HC_CONFIG_COLLECT_STATS (1L<<0)
4254 #define BCE_HC_CONFIG_RX_TMR_MODE (1L<<1)
4255 #define BCE_HC_CONFIG_TX_TMR_MODE (1L<<2)
4256 #define BCE_HC_CONFIG_COM_TMR_MODE (1L<<3)
4257 #define BCE_HC_CONFIG_CMD_TMR_MODE (1L<<4)
4258 #define BCE_HC_CONFIG_STATISTIC_PRIORITY (1L<<5)
4259 #define BCE_HC_CONFIG_STATUS_PRIORITY (1L<<6)
4260 #define BCE_HC_CONFIG_STAT_MEM_ADDR (0xffL<<8)
4261 #define BCE_HC_CONFIG_PER_MODE (1L<<16)
4262 #define BCE_HC_CONFIG_ONE_SHOT (1L<<17)
4263 #define BCE_HC_CONFIG_USE_INT_PARAM (1L<<18)
4264 #define BCE_HC_CONFIG_SET_MASK_AT_RD (1L<<19)
4265 #define BCE_HC_CONFIG_PER_COLLECT_LIMIT (0xfL<<20)
4266 #define BCE_HC_CONFIG_SB_ADDR_INC (0x7L<<24)
4267 #define BCE_HC_CONFIG_SB_ADDR_INC_64B (0L<<24)
4268 #define BCE_HC_CONFIG_SB_ADDR_INC_128B (1L<<24)
4269 #define BCE_HC_CONFIG_SB_ADDR_INC_256B (2L<<24)
4270 #define BCE_HC_CONFIG_SB_ADDR_INC_512B (3L<<24)
4271 #define BCE_HC_CONFIG_SB_ADDR_INC_1024B (4L<<24)
4272 #define BCE_HC_CONFIG_SB_ADDR_INC_2048B (5L<<24)
4273 #define BCE_HC_CONFIG_SB_ADDR_INC_4096B (6L<<24)
4274 #define BCE_HC_CONFIG_SB_ADDR_INC_8192B (7L<<24)
4275 #define BCE_HC_CONFIG_GEN_STAT_AVG_INTR (1L<<29)
4276 #define BCE_HC_CONFIG_UNMASK_ALL (1L<<30)
4277 #define BCE_HC_CONFIG_TX_SEL (1L<<31)
4279 #define BCE_HC_ATTN_BITS_ENABLE 0x0000680c
4280 #define BCE_HC_STATUS_ADDR_L 0x00006810
4281 #define BCE_HC_STATUS_ADDR_H 0x00006814
4282 #define BCE_HC_STATISTICS_ADDR_L 0x00006818
4283 #define BCE_HC_STATISTICS_ADDR_H 0x0000681c
4284 #define BCE_HC_TX_QUICK_CONS_TRIP 0x00006820
4285 #define BCE_HC_TX_QUICK_CONS_TRIP_VALUE (0xffL<<0)
4286 #define BCE_HC_TX_QUICK_CONS_TRIP_INT (0xffL<<16)
4288 #define BCE_HC_COMP_PROD_TRIP 0x00006824
4289 #define BCE_HC_COMP_PROD_TRIP_VALUE (0xffL<<0)
4290 #define BCE_HC_COMP_PROD_TRIP_INT (0xffL<<16)
4292 #define BCE_HC_RX_QUICK_CONS_TRIP 0x00006828
4293 #define BCE_HC_RX_QUICK_CONS_TRIP_VALUE (0xffL<<0)
4294 #define BCE_HC_RX_QUICK_CONS_TRIP_INT (0xffL<<16)
4296 #define BCE_HC_RX_TICKS 0x0000682c
4297 #define BCE_HC_RX_TICKS_VALUE (0x3ffL<<0)
4298 #define BCE_HC_RX_TICKS_INT (0x3ffL<<16)
4300 #define BCE_HC_TX_TICKS 0x00006830
4301 #define BCE_HC_TX_TICKS_VALUE (0x3ffL<<0)
4302 #define BCE_HC_TX_TICKS_INT (0x3ffL<<16)
4304 #define BCE_HC_COM_TICKS 0x00006834
4305 #define BCE_HC_COM_TICKS_VALUE (0x3ffL<<0)
4306 #define BCE_HC_COM_TICKS_INT (0x3ffL<<16)
4308 #define BCE_HC_CMD_TICKS 0x00006838
4309 #define BCE_HC_CMD_TICKS_VALUE (0x3ffL<<0)
4310 #define BCE_HC_CMD_TICKS_INT (0x3ffL<<16)
4312 #define BCE_HC_PERIODIC_TICKS 0x0000683c
4313 #define BCE_HC_PERIODIC_TICKS_HC_PERIODIC_TICKS (0xffffL<<0)
4314 #define BCE_HC_PERIODIC_TICKS_HC_INT_PERIODIC_TICKS (0xffffL<<16)
4316 #define BCE_HC_STAT_COLLECT_TICKS 0x00006840
4317 #define BCE_HC_STAT_COLLECT_TICKS_HC_STAT_COLL_TICKS (0xffL<<4)
4319 #define BCE_HC_STATS_TICKS 0x00006844
4320 #define BCE_HC_STATS_TICKS_HC_STAT_TICKS (0xffffL<<8)
4322 #define BCE_HC_STATS_INTERRUPT_STATUS 0x00006848
4323 #define BCE_HC_STATS_INTERRUPT_STATUS_SB_STATUS (0x1ffL<<0)
4324 #define BCE_HC_STATS_INTERRUPT_STATUS_INT_STATUS (0x1ffL<<16)
4326 #define BCE_HC_STAT_MEM_DATA 0x0000684c
4327 #define BCE_HC_STAT_GEN_SEL_0 0x00006850
4328 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0 (0x7fL<<0)
4329 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT0 (0L<<0)
4330 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT1 (1L<<0)
4331 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT2 (2L<<0)
4332 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT3 (3L<<0)
4333 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT4 (4L<<0)
4334 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT5 (5L<<0)
4335 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT6 (6L<<0)
4336 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT7 (7L<<0)
4337 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT8 (8L<<0)
4338 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT9 (9L<<0)
4339 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT10 (10L<<0)
4340 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT11 (11L<<0)
4341 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT0 (12L<<0)
4342 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT1 (13L<<0)
4343 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT2 (14L<<0)
4344 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT3 (15L<<0)
4345 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT4 (16L<<0)
4346 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT5 (17L<<0)
4347 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT6 (18L<<0)
4348 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT7 (19L<<0)
4349 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT0 (20L<<0)
4350 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT1 (21L<<0)
4351 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT2 (22L<<0)
4352 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT3 (23L<<0)
4353 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT4 (24L<<0)
4354 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT5 (25L<<0)
4355 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT6 (26L<<0)
4356 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT7 (27L<<0)
4357 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT8 (28L<<0)
4358 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT9 (29L<<0)
4359 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT10 (30L<<0)
4360 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT11 (31L<<0)
4361 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT0 (32L<<0)
4362 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT1 (33L<<0)
4363 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT2 (34L<<0)
4364 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT3 (35L<<0)
4365 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT0 (36L<<0)
4366 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT1 (37L<<0)
4367 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT2 (38L<<0)
4368 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT3 (39L<<0)
4369 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT4 (40L<<0)
4370 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT5 (41L<<0)
4371 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT6 (42L<<0)
4372 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT7 (43L<<0)
4373 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT0 (44L<<0)
4374 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT1 (45L<<0)
4375 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT2 (46L<<0)
4376 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT3 (47L<<0)
4377 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT4 (48L<<0)
4378 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT5 (49L<<0)
4379 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT6 (50L<<0)
4380 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT7 (51L<<0)
4381 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_PCI_CLK_CNT (52L<<0)
4382 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CORE_CLK_CNT (53L<<0)
4383 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS (54L<<0)
4384 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN (55L<<0)
4385 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR (56L<<0)
4386 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK (59L<<0)
4387 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK (60L<<0)
4388 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK (61L<<0)
4389 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCH_CMD_CNT (62L<<0)
4390 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCH_SLOT_CNT (63L<<0)
4391 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSCH_CMD_CNT (64L<<0)
4392 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSCH_SLOT_CNT (65L<<0)
4393 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RLUPQ_VALID_CNT (66L<<0)
4394 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXPQ_VALID_CNT (67L<<0)
4395 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXPCQ_VALID_CNT (68L<<0)
4396 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PPQ_VALID_CNT (69L<<0)
4397 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PMQ_VALID_CNT (70L<<0)
4398 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PTQ_VALID_CNT (71L<<0)
4399 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMAQ_VALID_CNT (72L<<0)
4400 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCHQ_VALID_CNT (73L<<0)
4401 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDRQ_VALID_CNT (74L<<0)
4402 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXPQ_VALID_CNT (75L<<0)
4403 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMAQ_VALID_CNT (76L<<0)
4404 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPATQ_VALID_CNT (77L<<0)
4405 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TASQ_VALID_CNT (78L<<0)
4406 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSQ_VALID_CNT (79L<<0)
4407 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CPQ_VALID_CNT (80L<<0)
4408 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMXQ_VALID_CNT (81L<<0)
4409 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMTQ_VALID_CNT (82L<<0)
4410 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMQ_VALID_CNT (83L<<0)
4411 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MGMQ_VALID_CNT (84L<<0)
4412 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_READ_TRANSFERS_CNT (85L<<0)
4413 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_READ_DELAY_PCI_CLKS_CNT (86L<<0)
4414 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_TRANSFERS_CNT (87L<<0)
4415 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_DELAY_PCI_CLKS_CNT \
4417 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_RETRY_AFTER_DATA_CNT \
4419 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_WRITE_TRANSFERS_CNT (90L<<0)
4420 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_WRITE_DELAY_PCI_CLKS_CNT (91L<<0)
4421 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_TRANSFERS_CNT (92L<<0)
4422 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_DELAY_PCI_CLKS_CNT \
4424 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_RETRY_AFTER_DATA_CNT\
4426 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_WR_CNT64 (95L<<0)
4427 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_RD_CNT64 (96L<<0)
4428 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_ACC_STALL_CLKS (97L<<0)
4429 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_LOCK_STALL_CLKS (98L<<0)
4430 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_CTX_ACCESS_STAT (99L<<0)
4431 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_CTX_ACCESS64_STAT (100L<<0)
4432 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_PCI_STALL_STAT (101L<<0)
4433 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDR_FTQ_ENTRY_CNT (102L<<0)
4434 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDR_BURST_CNT (103L<<0)
4435 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMA_FTQ_ENTRY_CNT (104L<<0)
4436 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMA_BURST_CNT (105L<<0)
4437 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMA_FTQ_ENTRY_CNT (106L<<0)
4438 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMA_BURST_CNT (107L<<0)
4439 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RLUP_MATCH_CNT (108L<<0)
4440 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_POLL_PASS_CNT (109L<<0)
4441 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR1_CNT (110L<<0)
4442 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR2_CNT (111L<<0)
4443 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR3_CNT (112L<<0)
4444 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR4_CNT (113L<<0)
4445 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR5_CNT (114L<<0)
4446 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT0 (115L<<0)
4447 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT1 (116L<<0)
4448 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT2 (117L<<0)
4449 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT3 (118L<<0)
4450 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT4 (119L<<0)
4451 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT5 (120L<<0)
4452 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_PROC1_MISS (121L<<0)
4453 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_PROC2_MISS (122L<<0)
4454 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_BURST_CNT (127L<<0)
4455 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_1 (0x7fL<<8)
4456 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_2 (0x7fL<<16)
4457 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_3 (0x7fL<<24)
4458 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_XI (0xffL<<0)
4459 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UMP_RX_FRAME_DROP_XI (52L<<0)
4460 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S0_XI (57L<<0)
4461 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S1_XI (58L<<0)
4462 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S2_XI (85L<<0)
4463 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S3_XI (86L<<0)
4464 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S4_XI (87L<<0)
4465 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S5_XI (88L<<0)
4466 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S6_XI (89L<<0)
4467 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S7_XI (90L<<0)
4468 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S8_XI (91L<<0)
4469 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S9_XI (92L<<0)
4470 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S10_XI (93L<<0)
4471 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MQ_IDB_OFLOW_XI (94L<<0)
4472 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_BLK_RD_CNT_XI (123L<<0)
4473 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_BLK_WR_CNT_XI (124L<<0)
4474 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_HITS_XI (125L<<0)
4475 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_MISSES_XI (126L<<0)
4476 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC1_XI (128L<<0)
4477 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC1_XI (129L<<0)
4478 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC1_XI (130L<<0)
4479 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC1_XI (131L<<0)
4480 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC1_XI (132L<<0)
4481 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC1_XI (133L<<0)
4482 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC2_XI (134L<<0)
4483 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC2_XI (135L<<0)
4484 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC2_XI (136L<<0)
4485 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC2_XI (137L<<0)
4486 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC2_XI (138L<<0)
4487 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC2_XI (139L<<0)
4488 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC3_XI (140L<<0)
4489 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC3_XI (141L<<0)
4490 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC3_XI (142L<<0)
4491 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC3_XI (143L<<0)
4492 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC3_XI (144L<<0)
4493 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC3_XI (145L<<0)
4494 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC4_XI (146L<<0)
4495 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC4_XI (147L<<0)
4496 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC4_XI (148L<<0)
4497 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC4_XI (149L<<0)
4498 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC4_XI (150L<<0)
4499 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC4_XI (151L<<0)
4500 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC5_XI (152L<<0)
4501 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC5_XI (153L<<0)
4502 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC5_XI (154L<<0)
4503 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC5_XI (155L<<0)
4504 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC5_XI (156L<<0)
4505 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC5_XI (157L<<0)
4506 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC6_XI (158L<<0)
4507 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC6_XI (159L<<0)
4508 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC6_XI (160L<<0)
4509 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC6_XI (161L<<0)
4510 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC6_XI (162L<<0)
4511 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC6_XI (163L<<0)
4512 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC7_XI (164L<<0)
4513 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC7_XI (165L<<0)
4514 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC7_XI (166L<<0)
4515 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC7_XI (167L<<0)
4516 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC7_XI (168L<<0)
4517 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC7_XI (169L<<0)
4518 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC8_XI (170L<<0)
4519 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC8_XI (171L<<0)
4520 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC8_XI (172L<<0)
4521 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC8_XI (173L<<0)
4522 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC8_XI (174L<<0)
4523 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC8_XI (175L<<0)
4524 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PCS_CMD_CNT_XI (176L<<0)
4525 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PCS_SLOT_CNT_XI (177L<<0)
4526 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PCSQ_VALID_CNT_XI (178L<<0)
4527 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_1_XI (0xffL<<8)
4528 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_2_XI (0xffL<<16)
4529 #define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_3_XI (0xffL<<24)
4531 #define BCE_HC_STAT_GEN_SEL_1 0x00006854
4532 #define BCE_HC_STAT_GEN_SEL_1_GEN_SEL_4 (0x7fL<<0)
4533 #define BCE_HC_STAT_GEN_SEL_1_GEN_SEL_5 (0x7fL<<8)
4534 #define BCE_HC_STAT_GEN_SEL_1_GEN_SEL_6 (0x7fL<<16)
4535 #define BCE_HC_STAT_GEN_SEL_1_GEN_SEL_7 (0x7fL<<24)
4536 #define BCE_HC_STAT_GEN_SEL_1_GEN_SEL_4_XI (0xffL<<0)
4537 #define BCE_HC_STAT_GEN_SEL_1_GEN_SEL_5_XI (0xffL<<8)
4538 #define BCE_HC_STAT_GEN_SEL_1_GEN_SEL_6_XI (0xffL<<16)
4539 #define BCE_HC_STAT_GEN_SEL_1_GEN_SEL_7_XI (0xffL<<24)
4541 #define BCE_HC_STAT_GEN_SEL_2 0x00006858
4542 #define BCE_HC_STAT_GEN_SEL_2_GEN_SEL_8 (0x7fL<<0)
4543 #define BCE_HC_STAT_GEN_SEL_2_GEN_SEL_9 (0x7fL<<8)
4544 #define BCE_HC_STAT_GEN_SEL_2_GEN_SEL_10 (0x7fL<<16)
4545 #define BCE_HC_STAT_GEN_SEL_2_GEN_SEL_11 (0x7fL<<24)
4546 #define BCE_HC_STAT_GEN_SEL_2_GEN_SEL_8_XI (0xffL<<0)
4547 #define BCE_HC_STAT_GEN_SEL_2_GEN_SEL_9_XI (0xffL<<8)
4548 #define BCE_HC_STAT_GEN_SEL_2_GEN_SEL_10_XI (0xffL<<16)
4549 #define BCE_HC_STAT_GEN_SEL_2_GEN_SEL_11_XI (0xffL<<24)
4551 #define BCE_HC_STAT_GEN_SEL_3 0x0000685c
4552 #define BCE_HC_STAT_GEN_SEL_3_GEN_SEL_12 (0x7fL<<0)
4553 #define BCE_HC_STAT_GEN_SEL_3_GEN_SEL_13 (0x7fL<<8)
4554 #define BCE_HC_STAT_GEN_SEL_3_GEN_SEL_14 (0x7fL<<16)
4555 #define BCE_HC_STAT_GEN_SEL_3_GEN_SEL_15 (0x7fL<<24)
4556 #define BCE_HC_STAT_GEN_SEL_3_GEN_SEL_12_XI (0xffL<<0)
4557 #define BCE_HC_STAT_GEN_SEL_3_GEN_SEL_13_XI (0xffL<<8)
4558 #define BCE_HC_STAT_GEN_SEL_3_GEN_SEL_14_XI (0xffL<<16)
4559 #define BCE_HC_STAT_GEN_SEL_3_GEN_SEL_15_XI (0xffL<<24)
4561 #define BCE_HC_STAT_GEN_STAT0 0x00006888
4562 #define BCE_HC_STAT_GEN_STAT1 0x0000688c
4563 #define BCE_HC_STAT_GEN_STAT2 0x00006890
4564 #define BCE_HC_STAT_GEN_STAT3 0x00006894
4565 #define BCE_HC_STAT_GEN_STAT4 0x00006898
4566 #define BCE_HC_STAT_GEN_STAT5 0x0000689c
4567 #define BCE_HC_STAT_GEN_STAT6 0x000068a0
4568 #define BCE_HC_STAT_GEN_STAT7 0x000068a4
4569 #define BCE_HC_STAT_GEN_STAT8 0x000068a8
4570 #define BCE_HC_STAT_GEN_STAT9 0x000068ac
4571 #define BCE_HC_STAT_GEN_STAT10 0x000068b0
4572 #define BCE_HC_STAT_GEN_STAT11 0x000068b4
4573 #define BCE_HC_STAT_GEN_STAT12 0x000068b8
4574 #define BCE_HC_STAT_GEN_STAT13 0x000068bc
4575 #define BCE_HC_STAT_GEN_STAT14 0x000068c0
4576 #define BCE_HC_STAT_GEN_STAT15 0x000068c4
4577 #define BCE_HC_STAT_GEN_STAT_AC0 0x000068c8
4578 #define BCE_HC_STAT_GEN_STAT_AC1 0x000068cc
4579 #define BCE_HC_STAT_GEN_STAT_AC2 0x000068d0
4580 #define BCE_HC_STAT_GEN_STAT_AC3 0x000068d4
4581 #define BCE_HC_STAT_GEN_STAT_AC4 0x000068d8
4582 #define BCE_HC_STAT_GEN_STAT_AC5 0x000068dc
4583 #define BCE_HC_STAT_GEN_STAT_AC6 0x000068e0
4584 #define BCE_HC_STAT_GEN_STAT_AC7 0x000068e4
4585 #define BCE_HC_STAT_GEN_STAT_AC8 0x000068e8
4586 #define BCE_HC_STAT_GEN_STAT_AC9 0x000068ec
4587 #define BCE_HC_STAT_GEN_STAT_AC10 0x000068f0
4588 #define BCE_HC_STAT_GEN_STAT_AC11 0x000068f4
4589 #define BCE_HC_STAT_GEN_STAT_AC12 0x000068f8
4590 #define BCE_HC_STAT_GEN_STAT_AC13 0x000068fc
4591 #define BCE_HC_STAT_GEN_STAT_AC14 0x00006900
4592 #define BCE_HC_STAT_GEN_STAT_AC15 0x00006904
4593 #define BCE_HC_STAT_GEN_STAT_AC 0x000068c8
4594 #define BCE_HC_VIS 0x00006908
4595 #define BCE_HC_VIS_STAT_BUILD_STATE (0xfL<<0)
4596 #define BCE_HC_VIS_STAT_BUILD_STATE_IDLE (0L<<0)
4597 #define BCE_HC_VIS_STAT_BUILD_STATE_START (1L<<0)
4598 #define BCE_HC_VIS_STAT_BUILD_STATE_REQUEST (2L<<0)
4599 #define BCE_HC_VIS_STAT_BUILD_STATE_UPDATE64 (3L<<0)
4600 #define BCE_HC_VIS_STAT_BUILD_STATE_UPDATE32 (4L<<0)
4601 #define BCE_HC_VIS_STAT_BUILD_STATE_UPDATE_DONE (5L<<0)
4602 #define BCE_HC_VIS_STAT_BUILD_STATE_DMA (6L<<0)
4603 #define BCE_HC_VIS_STAT_BUILD_STATE_MSI_CONTROL (7L<<0)
4604 #define BCE_HC_VIS_STAT_BUILD_STATE_MSI_LOW (8L<<0)
4605 #define BCE_HC_VIS_STAT_BUILD_STATE_MSI_HIGH (9L<<0)
4606 #define BCE_HC_VIS_STAT_BUILD_STATE_MSI_DATA (10L<<0)
4607 #define BCE_HC_VIS_DMA_STAT_STATE (0xfL<<8)
4608 #define BCE_HC_VIS_DMA_STAT_STATE_IDLE (0L<<8)
4609 #define BCE_HC_VIS_DMA_STAT_STATE_STATUS_PARAM (1L<<8)
4610 #define BCE_HC_VIS_DMA_STAT_STATE_STATUS_DMA (2L<<8)
4611 #define BCE_HC_VIS_DMA_STAT_STATE_WRITE_COMP (3L<<8)
4612 #define BCE_HC_VIS_DMA_STAT_STATE_COMP (4L<<8)
4613 #define BCE_HC_VIS_DMA_STAT_STATE_STATISTIC_PARAM (5L<<8)
4614 #define BCE_HC_VIS_DMA_STAT_STATE_STATISTIC_DMA (6L<<8)
4615 #define BCE_HC_VIS_DMA_STAT_STATE_WRITE_COMP_1 (7L<<8)
4616 #define BCE_HC_VIS_DMA_STAT_STATE_WRITE_COMP_2 (8L<<8)
4617 #define BCE_HC_VIS_DMA_STAT_STATE_WAIT (9L<<8)
4618 #define BCE_HC_VIS_DMA_STAT_STATE_ABORT (15L<<8)
4619 #define BCE_HC_VIS_DMA_MSI_STATE (0x7L<<12)
4620 #define BCE_HC_VIS_STATISTIC_DMA_EN_STATE (0x3L<<15)
4621 #define BCE_HC_VIS_STATISTIC_DMA_EN_STATE_IDLE (0L<<15)
4622 #define BCE_HC_VIS_STATISTIC_DMA_EN_STATE_COUNT (1L<<15)
4623 #define BCE_HC_VIS_STATISTIC_DMA_EN_STATE_START (2L<<15)
4625 #define BCE_HC_VIS_1 0x0000690c
4626 #define BCE_HC_VIS_1_HW_INTACK_STATE (1L<<4)
4627 #define BCE_HC_VIS_1_HW_INTACK_STATE_IDLE (0L<<4)
4628 #define BCE_HC_VIS_1_HW_INTACK_STATE_COUNT (1L<<4)
4629 #define BCE_HC_VIS_1_SW_INTACK_STATE (1L<<5)
4630 #define BCE_HC_VIS_1_SW_INTACK_STATE_IDLE (0L<<5)
4631 #define BCE_HC_VIS_1_SW_INTACK_STATE_COUNT (1L<<5)
4632 #define BCE_HC_VIS_1_DURING_SW_INTACK_STATE (1L<<6)
4633 #define BCE_HC_VIS_1_DURING_SW_INTACK_STATE_IDLE (0L<<6)
4634 #define BCE_HC_VIS_1_DURING_SW_INTACK_STATE_COUNT (1L<<6)
4635 #define BCE_HC_VIS_1_MAILBOX_COUNT_STATE (1L<<7)
4636 #define BCE_HC_VIS_1_MAILBOX_COUNT_STATE_IDLE (0L<<7)
4637 #define BCE_HC_VIS_1_MAILBOX_COUNT_STATE_COUNT (1L<<7)
4638 #define BCE_HC_VIS_1_RAM_RD_ARB_STATE (0xfL<<17)
4639 #define BCE_HC_VIS_1_RAM_RD_ARB_STATE_IDLE (0L<<17)
4640 #define BCE_HC_VIS_1_RAM_RD_ARB_STATE_DMA (1L<<17)
4641 #define BCE_HC_VIS_1_RAM_RD_ARB_STATE_UPDATE (2L<<17)
4642 #define BCE_HC_VIS_1_RAM_RD_ARB_STATE_ASSIGN (3L<<17)
4643 #define BCE_HC_VIS_1_RAM_RD_ARB_STATE_WAIT (4L<<17)
4644 #define BCE_HC_VIS_1_RAM_RD_ARB_STATE_REG_UPDATE (5L<<17)
4645 #define BCE_HC_VIS_1_RAM_RD_ARB_STATE_REG_ASSIGN (6L<<17)
4646 #define BCE_HC_VIS_1_RAM_RD_ARB_STATE_REG_WAIT (7L<<17)
4647 #define BCE_HC_VIS_1_RAM_WR_ARB_STATE (0x3L<<21)
4648 #define BCE_HC_VIS_1_RAM_WR_ARB_STATE_NORMAL (0L<<21)
4649 #define BCE_HC_VIS_1_RAM_WR_ARB_STATE_CLEAR (1L<<21)
4650 #define BCE_HC_VIS_1_INT_GEN_STATE (1L<<23)
4651 #define BCE_HC_VIS_1_INT_GEN_STATE_DLE (0L<<23)
4652 #define BCE_HC_VIS_1_INT_GEN_STATE_NTERRUPT (1L<<23)
4653 #define BCE_HC_VIS_1_STAT_CHAN_ID (0x7L<<24)
4654 #define BCE_HC_VIS_1_INT_B (1L<<27)
4656 #define BCE_HC_DEBUG_VECT_PEEK 0x00006910
4657 #define BCE_HC_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0)
4658 #define BCE_HC_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11)
4659 #define BCE_HC_DEBUG_VECT_PEEK_1_SEL (0xfL<<12)
4660 #define BCE_HC_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16)
4661 #define BCE_HC_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27)
4662 #define BCE_HC_DEBUG_VECT_PEEK_2_SEL (0xfL<<28)
4664 #define BCE_HC_COALESCE_NOW 0x00006914
4665 #define BCE_HC_COALESCE_NOW_COAL_NOW (0x1ffL<<1)
4666 #define BCE_HC_COALESCE_NOW_COAL_NOW_WO_INT (0x1ffL<<11)
4667 #define BCE_HC_COALESCE_NOW_COAL_ON_NXT_EVENT (0x1ffL<<21)
4669 #define BCE_HC_MSIX_BIT_VECTOR 0x00006918
4670 #define BCE_HC_MSIX_BIT_VECTOR_VAL (0x1ffL<<0)
4672 #define BCE_HC_SB_CONFIG_1 0x00006a00
4673 #define BCE_HC_SB_CONFIG_1_RX_TMR_MODE (1L<<1)
4674 #define BCE_HC_SB_CONFIG_1_TX_TMR_MODE (1L<<2)
4675 #define BCE_HC_SB_CONFIG_1_COM_TMR_MODE (1L<<3)
4676 #define BCE_HC_SB_CONFIG_1_CMD_TMR_MODE (1L<<4)
4677 #define BCE_HC_SB_CONFIG_1_PER_MODE (1L<<16)
4678 #define BCE_HC_SB_CONFIG_1_ONE_SHOT (1L<<17)
4679 #define BCE_HC_SB_CONFIG_1_USE_INT_PARAM (1L<<18)
4680 #define BCE_HC_SB_CONFIG_1_PER_COLLECT_LIMIT (0xfL<<20)
4682 #define BCE_HC_TX_QUICK_CONS_TRIP_1 0x00006a04
4683 #define BCE_HC_TX_QUICK_CONS_TRIP_1_VALUE (0xffL<<0)
4684 #define BCE_HC_TX_QUICK_CONS_TRIP_1_INT (0xffL<<16)
4686 #define BCE_HC_COMP_PROD_TRIP_1 0x00006a08
4687 #define BCE_HC_COMP_PROD_TRIP_1_VALUE (0xffL<<0)
4688 #define BCE_HC_COMP_PROD_TRIP_1_INT (0xffL<<16)
4690 #define BCE_HC_RX_QUICK_CONS_TRIP_1 0x00006a0c
4691 #define BCE_HC_RX_QUICK_CONS_TRIP_1_VALUE (0xffL<<0)
4692 #define BCE_HC_RX_QUICK_CONS_TRIP_1_INT (0xffL<<16)
4694 #define BCE_HC_RX_TICKS_1 0x00006a10
4695 #define BCE_HC_RX_TICKS_1_VALUE (0x3ffL<<0)
4696 #define BCE_HC_RX_TICKS_1_INT (0x3ffL<<16)
4698 #define BCE_HC_TX_TICKS_1 0x00006a14
4699 #define BCE_HC_TX_TICKS_1_VALUE (0x3ffL<<0)
4700 #define BCE_HC_TX_TICKS_1_INT (0x3ffL<<16)
4702 #define BCE_HC_COM_TICKS_1 0x00006a18
4703 #define BCE_HC_COM_TICKS_1_VALUE (0x3ffL<<0)
4704 #define BCE_HC_COM_TICKS_1_INT (0x3ffL<<16)
4706 #define BCE_HC_CMD_TICKS_1 0x00006a1c
4707 #define BCE_HC_CMD_TICKS_1_VALUE (0x3ffL<<0)
4708 #define BCE_HC_CMD_TICKS_1_INT (0x3ffL<<16)
4710 #define BCE_HC_PERIODIC_TICKS_1 0x00006a20
4711 #define BCE_HC_PERIODIC_TICKS_1_HC_PERIODIC_TICKS (0xffffL<<0)
4712 #define BCE_HC_PERIODIC_TICKS_1_HC_INT_PERIODIC_TICKS (0xffffL<<16)
4714 #define BCE_HC_SB_CONFIG_2 0x00006a24
4715 #define BCE_HC_SB_CONFIG_2_RX_TMR_MODE (1L<<1)
4716 #define BCE_HC_SB_CONFIG_2_TX_TMR_MODE (1L<<2)
4717 #define BCE_HC_SB_CONFIG_2_COM_TMR_MODE (1L<<3)
4718 #define BCE_HC_SB_CONFIG_2_CMD_TMR_MODE (1L<<4)
4719 #define BCE_HC_SB_CONFIG_2_PER_MODE (1L<<16)
4720 #define BCE_HC_SB_CONFIG_2_ONE_SHOT (1L<<17)
4721 #define BCE_HC_SB_CONFIG_2_USE_INT_PARAM (1L<<18)
4722 #define BCE_HC_SB_CONFIG_2_PER_COLLECT_LIMIT (0xfL<<20)
4724 #define BCE_HC_TX_QUICK_CONS_TRIP_2 0x00006a28
4725 #define BCE_HC_TX_QUICK_CONS_TRIP_2_VALUE (0xffL<<0)
4726 #define BCE_HC_TX_QUICK_CONS_TRIP_2_INT (0xffL<<16)
4728 #define BCE_HC_COMP_PROD_TRIP_2 0x00006a2c
4729 #define BCE_HC_COMP_PROD_TRIP_2_VALUE (0xffL<<0)
4730 #define BCE_HC_COMP_PROD_TRIP_2_INT (0xffL<<16)
4732 #define BCE_HC_RX_QUICK_CONS_TRIP_2 0x00006a30
4733 #define BCE_HC_RX_QUICK_CONS_TRIP_2_VALUE (0xffL<<0)
4734 #define BCE_HC_RX_QUICK_CONS_TRIP_2_INT (0xffL<<16)
4736 #define BCE_HC_RX_TICKS_2 0x00006a34
4737 #define BCE_HC_RX_TICKS_2_VALUE (0x3ffL<<0)
4738 #define BCE_HC_RX_TICKS_2_INT (0x3ffL<<16)
4740 #define BCE_HC_TX_TICKS_2 0x00006a38
4741 #define BCE_HC_TX_TICKS_2_VALUE (0x3ffL<<0)
4742 #define BCE_HC_TX_TICKS_2_INT (0x3ffL<<16)
4744 #define BCE_HC_COM_TICKS_2 0x00006a3c
4745 #define BCE_HC_COM_TICKS_2_VALUE (0x3ffL<<0)
4746 #define BCE_HC_COM_TICKS_2_INT (0x3ffL<<16)
4748 #define BCE_HC_CMD_TICKS_2 0x00006a40
4749 #define BCE_HC_CMD_TICKS_2_VALUE (0x3ffL<<0)
4750 #define BCE_HC_CMD_TICKS_2_INT (0x3ffL<<16)
4752 #define BCE_HC_PERIODIC_TICKS_2 0x00006a44
4753 #define BCE_HC_PERIODIC_TICKS_2_HC_PERIODIC_TICKS (0xffffL<<0)
4754 #define BCE_HC_PERIODIC_TICKS_2_HC_INT_PERIODIC_TICKS (0xffffL<<16)
4756 #define BCE_HC_SB_CONFIG_3 0x00006a48
4757 #define BCE_HC_SB_CONFIG_3_RX_TMR_MODE (1L<<1)
4758 #define BCE_HC_SB_CONFIG_3_TX_TMR_MODE (1L<<2)
4759 #define BCE_HC_SB_CONFIG_3_COM_TMR_MODE (1L<<3)
4760 #define BCE_HC_SB_CONFIG_3_CMD_TMR_MODE (1L<<4)
4761 #define BCE_HC_SB_CONFIG_3_PER_MODE (1L<<16)
4762 #define BCE_HC_SB_CONFIG_3_ONE_SHOT (1L<<17)
4763 #define BCE_HC_SB_CONFIG_3_USE_INT_PARAM (1L<<18)
4764 #define BCE_HC_SB_CONFIG_3_PER_COLLECT_LIMIT (0xfL<<20)
4766 #define BCE_HC_TX_QUICK_CONS_TRIP_3 0x00006a4c
4767 #define BCE_HC_TX_QUICK_CONS_TRIP_3_VALUE (0xffL<<0)
4768 #define BCE_HC_TX_QUICK_CONS_TRIP_3_INT (0xffL<<16)
4770 #define BCE_HC_COMP_PROD_TRIP_3 0x00006a50
4771 #define BCE_HC_COMP_PROD_TRIP_3_VALUE (0xffL<<0)
4772 #define BCE_HC_COMP_PROD_TRIP_3_INT (0xffL<<16)
4774 #define BCE_HC_RX_QUICK_CONS_TRIP_3 0x00006a54
4775 #define BCE_HC_RX_QUICK_CONS_TRIP_3_VALUE (0xffL<<0)
4776 #define BCE_HC_RX_QUICK_CONS_TRIP_3_INT (0xffL<<16)
4778 #define BCE_HC_RX_TICKS_3 0x00006a58
4779 #define BCE_HC_RX_TICKS_3_VALUE (0x3ffL<<0)
4780 #define BCE_HC_RX_TICKS_3_INT (0x3ffL<<16)
4782 #define BCE_HC_TX_TICKS_3 0x00006a5c
4783 #define BCE_HC_TX_TICKS_3_VALUE (0x3ffL<<0)
4784 #define BCE_HC_TX_TICKS_3_INT (0x3ffL<<16)
4786 #define BCE_HC_COM_TICKS_3 0x00006a60
4787 #define BCE_HC_COM_TICKS_3_VALUE (0x3ffL<<0)
4788 #define BCE_HC_COM_TICKS_3_INT (0x3ffL<<16)
4790 #define BCE_HC_CMD_TICKS_3 0x00006a64
4791 #define BCE_HC_CMD_TICKS_3_VALUE (0x3ffL<<0)
4792 #define BCE_HC_CMD_TICKS_3_INT (0x3ffL<<16)
4794 #define BCE_HC_PERIODIC_TICKS_3 0x00006a68
4795 #define BCE_HC_PERIODIC_TICKS_3_HC_PERIODIC_TICKS (0xffffL<<0)
4796 #define BCE_HC_PERIODIC_TICKS_3_HC_INT_PERIODIC_TICKS (0xffffL<<16)
4798 #define BCE_HC_SB_CONFIG_4 0x00006a6c
4799 #define BCE_HC_SB_CONFIG_4_RX_TMR_MODE (1L<<1)
4800 #define BCE_HC_SB_CONFIG_4_TX_TMR_MODE (1L<<2)
4801 #define BCE_HC_SB_CONFIG_4_COM_TMR_MODE (1L<<3)
4802 #define BCE_HC_SB_CONFIG_4_CMD_TMR_MODE (1L<<4)
4803 #define BCE_HC_SB_CONFIG_4_PER_MODE (1L<<16)
4804 #define BCE_HC_SB_CONFIG_4_ONE_SHOT (1L<<17)
4805 #define BCE_HC_SB_CONFIG_4_USE_INT_PARAM (1L<<18)
4806 #define BCE_HC_SB_CONFIG_4_PER_COLLECT_LIMIT (0xfL<<20)
4808 #define BCE_HC_TX_QUICK_CONS_TRIP_4 0x00006a70
4809 #define BCE_HC_TX_QUICK_CONS_TRIP_4_VALUE (0xffL<<0)
4810 #define BCE_HC_TX_QUICK_CONS_TRIP_4_INT (0xffL<<16)
4812 #define BCE_HC_COMP_PROD_TRIP_4 0x00006a74
4813 #define BCE_HC_COMP_PROD_TRIP_4_VALUE (0xffL<<0)
4814 #define BCE_HC_COMP_PROD_TRIP_4_INT (0xffL<<16)
4816 #define BCE_HC_RX_QUICK_CONS_TRIP_4 0x00006a78
4817 #define BCE_HC_RX_QUICK_CONS_TRIP_4_VALUE (0xffL<<0)
4818 #define BCE_HC_RX_QUICK_CONS_TRIP_4_INT (0xffL<<16)
4820 #define BCE_HC_RX_TICKS_4 0x00006a7c
4821 #define BCE_HC_RX_TICKS_4_VALUE (0x3ffL<<0)
4822 #define BCE_HC_RX_TICKS_4_INT (0x3ffL<<16)
4824 #define BCE_HC_TX_TICKS_4 0x00006a80
4825 #define BCE_HC_TX_TICKS_4_VALUE (0x3ffL<<0)
4826 #define BCE_HC_TX_TICKS_4_INT (0x3ffL<<16)
4828 #define BCE_HC_COM_TICKS_4 0x00006a84
4829 #define BCE_HC_COM_TICKS_4_VALUE (0x3ffL<<0)
4830 #define BCE_HC_COM_TICKS_4_INT (0x3ffL<<16)
4832 #define BCE_HC_CMD_TICKS_4 0x00006a88
4833 #define BCE_HC_CMD_TICKS_4_VALUE (0x3ffL<<0)
4834 #define BCE_HC_CMD_TICKS_4_INT (0x3ffL<<16)
4836 #define BCE_HC_PERIODIC_TICKS_4 0x00006a8c
4837 #define BCE_HC_PERIODIC_TICKS_4_HC_PERIODIC_TICKS (0xffffL<<0)
4838 #define BCE_HC_PERIODIC_TICKS_4_HC_INT_PERIODIC_TICKS (0xffffL<<16)
4840 #define BCE_HC_SB_CONFIG_5 0x00006a90
4841 #define BCE_HC_SB_CONFIG_5_RX_TMR_MODE (1L<<1)
4842 #define BCE_HC_SB_CONFIG_5_TX_TMR_MODE (1L<<2)
4843 #define BCE_HC_SB_CONFIG_5_COM_TMR_MODE (1L<<3)
4844 #define BCE_HC_SB_CONFIG_5_CMD_TMR_MODE (1L<<4)
4845 #define BCE_HC_SB_CONFIG_5_PER_MODE (1L<<16)
4846 #define BCE_HC_SB_CONFIG_5_ONE_SHOT (1L<<17)
4847 #define BCE_HC_SB_CONFIG_5_USE_INT_PARAM (1L<<18)
4848 #define BCE_HC_SB_CONFIG_5_PER_COLLECT_LIMIT (0xfL<<20)
4850 #define BCE_HC_TX_QUICK_CONS_TRIP_5 0x00006a94
4851 #define BCE_HC_TX_QUICK_CONS_TRIP_5_VALUE (0xffL<<0)
4852 #define BCE_HC_TX_QUICK_CONS_TRIP_5_INT (0xffL<<16)
4854 #define BCE_HC_COMP_PROD_TRIP_5 0x00006a98
4855 #define BCE_HC_COMP_PROD_TRIP_5_VALUE (0xffL<<0)
4856 #define BCE_HC_COMP_PROD_TRIP_5_INT (0xffL<<16)
4858 #define BCE_HC_RX_QUICK_CONS_TRIP_5 0x00006a9c
4859 #define BCE_HC_RX_QUICK_CONS_TRIP_5_VALUE (0xffL<<0)
4860 #define BCE_HC_RX_QUICK_CONS_TRIP_5_INT (0xffL<<16)
4862 #define BCE_HC_RX_TICKS_5 0x00006aa0
4863 #define BCE_HC_RX_TICKS_5_VALUE (0x3ffL<<0)
4864 #define BCE_HC_RX_TICKS_5_INT (0x3ffL<<16)
4866 #define BCE_HC_TX_TICKS_5 0x00006aa4
4867 #define BCE_HC_TX_TICKS_5_VALUE (0x3ffL<<0)
4868 #define BCE_HC_TX_TICKS_5_INT (0x3ffL<<16)
4870 #define BCE_HC_COM_TICKS_5 0x00006aa8
4871 #define BCE_HC_COM_TICKS_5_VALUE (0x3ffL<<0)
4872 #define BCE_HC_COM_TICKS_5_INT (0x3ffL<<16)
4874 #define BCE_HC_CMD_TICKS_5 0x00006aac
4875 #define BCE_HC_CMD_TICKS_5_VALUE (0x3ffL<<0)
4876 #define BCE_HC_CMD_TICKS_5_INT (0x3ffL<<16)
4878 #define BCE_HC_PERIODIC_TICKS_5 0x00006ab0
4879 #define BCE_HC_PERIODIC_TICKS_5_HC_PERIODIC_TICKS (0xffffL<<0)
4880 #define BCE_HC_PERIODIC_TICKS_5_HC_INT_PERIODIC_TICKS (0xffffL<<16)
4882 #define BCE_HC_SB_CONFIG_6 0x00006ab4
4883 #define BCE_HC_SB_CONFIG_6_RX_TMR_MODE (1L<<1)
4884 #define BCE_HC_SB_CONFIG_6_TX_TMR_MODE (1L<<2)
4885 #define BCE_HC_SB_CONFIG_6_COM_TMR_MODE (1L<<3)
4886 #define BCE_HC_SB_CONFIG_6_CMD_TMR_MODE (1L<<4)
4887 #define BCE_HC_SB_CONFIG_6_PER_MODE (1L<<16)
4888 #define BCE_HC_SB_CONFIG_6_ONE_SHOT (1L<<17)
4889 #define BCE_HC_SB_CONFIG_6_USE_INT_PARAM (1L<<18)
4890 #define BCE_HC_SB_CONFIG_6_PER_COLLECT_LIMIT (0xfL<<20)
4892 #define BCE_HC_TX_QUICK_CONS_TRIP_6 0x00006ab8
4893 #define BCE_HC_TX_QUICK_CONS_TRIP_6_VALUE (0xffL<<0)
4894 #define BCE_HC_TX_QUICK_CONS_TRIP_6_INT (0xffL<<16)
4896 #define BCE_HC_COMP_PROD_TRIP_6 0x00006abc
4897 #define BCE_HC_COMP_PROD_TRIP_6_VALUE (0xffL<<0)
4898 #define BCE_HC_COMP_PROD_TRIP_6_INT (0xffL<<16)
4900 #define BCE_HC_RX_QUICK_CONS_TRIP_6 0x00006ac0
4901 #define BCE_HC_RX_QUICK_CONS_TRIP_6_VALUE (0xffL<<0)
4902 #define BCE_HC_RX_QUICK_CONS_TRIP_6_INT (0xffL<<16)
4904 #define BCE_HC_RX_TICKS_6 0x00006ac4
4905 #define BCE_HC_RX_TICKS_6_VALUE (0x3ffL<<0)
4906 #define BCE_HC_RX_TICKS_6_INT (0x3ffL<<16)
4908 #define BCE_HC_TX_TICKS_6 0x00006ac8
4909 #define BCE_HC_TX_TICKS_6_VALUE (0x3ffL<<0)
4910 #define BCE_HC_TX_TICKS_6_INT (0x3ffL<<16)
4912 #define BCE_HC_COM_TICKS_6 0x00006acc
4913 #define BCE_HC_COM_TICKS_6_VALUE (0x3ffL<<0)
4914 #define BCE_HC_COM_TICKS_6_INT (0x3ffL<<16)
4916 #define BCE_HC_CMD_TICKS_6 0x00006ad0
4917 #define BCE_HC_CMD_TICKS_6_VALUE (0x3ffL<<0)
4918 #define BCE_HC_CMD_TICKS_6_INT (0x3ffL<<16)
4920 #define BCE_HC_PERIODIC_TICKS_6 0x00006ad4
4921 #define BCE_HC_PERIODIC_TICKS_6_HC_PERIODIC_TICKS (0xffffL<<0)
4922 #define BCE_HC_PERIODIC_TICKS_6_HC_INT_PERIODIC_TICKS (0xffffL<<16)
4924 #define BCE_HC_SB_CONFIG_7 0x00006ad8
4925 #define BCE_HC_SB_CONFIG_7_RX_TMR_MODE (1L<<1)
4926 #define BCE_HC_SB_CONFIG_7_TX_TMR_MODE (1L<<2)
4927 #define BCE_HC_SB_CONFIG_7_COM_TMR_MODE (1L<<3)
4928 #define BCE_HC_SB_CONFIG_7_CMD_TMR_MODE (1L<<4)
4929 #define BCE_HC_SB_CONFIG_7_PER_MODE (1L<<16)
4930 #define BCE_HC_SB_CONFIG_7_ONE_SHOT (1L<<17)
4931 #define BCE_HC_SB_CONFIG_7_USE_INT_PARAM (1L<<18)
4932 #define BCE_HC_SB_CONFIG_7_PER_COLLECT_LIMIT (0xfL<<20)
4934 #define BCE_HC_TX_QUICK_CONS_TRIP_7 0x00006adc
4935 #define BCE_HC_TX_QUICK_CONS_TRIP_7_VALUE (0xffL<<0)
4936 #define BCE_HC_TX_QUICK_CONS_TRIP_7_INT (0xffL<<16)
4938 #define BCE_HC_COMP_PROD_TRIP_7 0x00006ae0
4939 #define BCE_HC_COMP_PROD_TRIP_7_VALUE (0xffL<<0)
4940 #define BCE_HC_COMP_PROD_TRIP_7_INT (0xffL<<16)
4942 #define BCE_HC_RX_QUICK_CONS_TRIP_7 0x00006ae4
4943 #define BCE_HC_RX_QUICK_CONS_TRIP_7_VALUE (0xffL<<0)
4944 #define BCE_HC_RX_QUICK_CONS_TRIP_7_INT (0xffL<<16)
4946 #define BCE_HC_RX_TICKS_7 0x00006ae8
4947 #define BCE_HC_RX_TICKS_7_VALUE (0x3ffL<<0)
4948 #define BCE_HC_RX_TICKS_7_INT (0x3ffL<<16)
4950 #define BCE_HC_TX_TICKS_7 0x00006aec
4951 #define BCE_HC_TX_TICKS_7_VALUE (0x3ffL<<0)
4952 #define BCE_HC_TX_TICKS_7_INT (0x3ffL<<16)
4954 #define BCE_HC_COM_TICKS_7 0x00006af0
4955 #define BCE_HC_COM_TICKS_7_VALUE (0x3ffL<<0)
4956 #define BCE_HC_COM_TICKS_7_INT (0x3ffL<<16)
4958 #define BCE_HC_CMD_TICKS_7 0x00006af4
4959 #define BCE_HC_CMD_TICKS_7_VALUE (0x3ffL<<0)
4960 #define BCE_HC_CMD_TICKS_7_INT (0x3ffL<<16)
4962 #define BCE_HC_PERIODIC_TICKS_7 0x00006af8
4963 #define BCE_HC_PERIODIC_TICKS_7_HC_PERIODIC_TICKS (0xffffL<<0)
4964 #define BCE_HC_PERIODIC_TICKS_7_HC_INT_PERIODIC_TICKS (0xffffL<<16)
4966 #define BCE_HC_SB_CONFIG_8 0x00006afc
4967 #define BCE_HC_SB_CONFIG_8_RX_TMR_MODE (1L<<1)
4968 #define BCE_HC_SB_CONFIG_8_TX_TMR_MODE (1L<<2)
4969 #define BCE_HC_SB_CONFIG_8_COM_TMR_MODE (1L<<3)
4970 #define BCE_HC_SB_CONFIG_8_CMD_TMR_MODE (1L<<4)
4971 #define BCE_HC_SB_CONFIG_8_PER_MODE (1L<<16)
4972 #define BCE_HC_SB_CONFIG_8_ONE_SHOT (1L<<17)
4973 #define BCE_HC_SB_CONFIG_8_USE_INT_PARAM (1L<<18)
4974 #define BCE_HC_SB_CONFIG_8_PER_COLLECT_LIMIT (0xfL<<20)
4976 #define BCE_HC_TX_QUICK_CONS_TRIP_8 0x00006b00
4977 #define BCE_HC_TX_QUICK_CONS_TRIP_8_VALUE (0xffL<<0)
4978 #define BCE_HC_TX_QUICK_CONS_TRIP_8_INT (0xffL<<16)
4980 #define BCE_HC_COMP_PROD_TRIP_8 0x00006b04
4981 #define BCE_HC_COMP_PROD_TRIP_8_VALUE (0xffL<<0)
4982 #define BCE_HC_COMP_PROD_TRIP_8_INT (0xffL<<16)
4984 #define BCE_HC_RX_QUICK_CONS_TRIP_8 0x00006b08
4985 #define BCE_HC_RX_QUICK_CONS_TRIP_8_VALUE (0xffL<<0)
4986 #define BCE_HC_RX_QUICK_CONS_TRIP_8_INT (0xffL<<16)
4988 #define BCE_HC_RX_TICKS_8 0x00006b0c
4989 #define BCE_HC_RX_TICKS_8_VALUE (0x3ffL<<0)
4990 #define BCE_HC_RX_TICKS_8_INT (0x3ffL<<16)
4992 #define BCE_HC_TX_TICKS_8 0x00006b10
4993 #define BCE_HC_TX_TICKS_8_VALUE (0x3ffL<<0)
4994 #define BCE_HC_TX_TICKS_8_INT (0x3ffL<<16)
4996 #define BCE_HC_COM_TICKS_8 0x00006b14
4997 #define BCE_HC_COM_TICKS_8_VALUE (0x3ffL<<0)
4998 #define BCE_HC_COM_TICKS_8_INT (0x3ffL<<16)
5000 #define BCE_HC_CMD_TICKS_8 0x00006b18
5001 #define BCE_HC_CMD_TICKS_8_VALUE (0x3ffL<<0)
5002 #define BCE_HC_CMD_TICKS_8_INT (0x3ffL<<16)
5004 #define BCE_HC_PERIODIC_TICKS_8 0x00006b1c
5005 #define BCE_HC_PERIODIC_TICKS_8_HC_PERIODIC_TICKS (0xffffL<<0)
5006 #define BCE_HC_PERIODIC_TICKS_8_HC_INT_PERIODIC_TICKS (0xffffL<<16)
5010 * txp_reg definition
5013 #define BCE_TXP_CPU_MODE 0x00045000
5014 #define BCE_TXP_CPU_MODE_LOCAL_RST (1L<<0)
5015 #define BCE_TXP_CPU_MODE_STEP_ENA (1L<<1)
5016 #define BCE_TXP_CPU_MODE_PAGE_0_DATA_ENA (1L<<2)
5017 #define BCE_TXP_CPU_MODE_PAGE_0_INST_ENA (1L<<3)
5018 #define BCE_TXP_CPU_MODE_MSG_BIT1 (1L<<6)
5019 #define BCE_TXP_CPU_MODE_INTERRUPT_ENA (1L<<7)
5020 #define BCE_TXP_CPU_MODE_SOFT_HALT (1L<<10)
5021 #define BCE_TXP_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11)
5022 #define BCE_TXP_CPU_MODE_BAD_INST_HALT_ENA (1L<<12)
5023 #define BCE_TXP_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13)
5024 #define BCE_TXP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15)
5026 #define BCE_TXP_CPU_STATE 0x00045004
5027 #define BCE_TXP_CPU_STATE_BREAKPOINT (1L<<0)
5028 #define BCE_TXP_CPU_STATE_BAD_INST_HALTED (1L<<2)
5029 #define BCE_TXP_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3)
5030 #define BCE_TXP_CPU_STATE_PAGE_0_INST_HALTED (1L<<4)
5031 #define BCE_TXP_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5)
5032 #define BCE_TXP_CPU_STATE_BAD_pc_HALTED (1L<<6)
5033 #define BCE_TXP_CPU_STATE_ALIGN_HALTED (1L<<7)
5034 #define BCE_TXP_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
5035 #define BCE_TXP_CPU_STATE_SOFT_HALTED (1L<<10)
5036 #define BCE_TXP_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
5037 #define BCE_TXP_CPU_STATE_INTERRRUPT (1L<<12)
5038 #define BCE_TXP_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
5039 #define BCE_TXP_CPU_STATE_INST_FETCH_STALL (1L<<15)
5040 #define BCE_TXP_CPU_STATE_BLOCKED_READ (1L<<31)
5042 #define BCE_TXP_CPU_EVENT_MASK 0x00045008
5043 #define BCE_TXP_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0)
5044 #define BCE_TXP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2)
5045 #define BCE_TXP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3)
5046 #define BCE_TXP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4)
5047 #define BCE_TXP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5)
5048 #define BCE_TXP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6)
5049 #define BCE_TXP_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7)
5050 #define BCE_TXP_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8)
5051 #define BCE_TXP_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10)
5052 #define BCE_TXP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11)
5053 #define BCE_TXP_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12)
5055 #define BCE_TXP_CPU_PROGRAM_COUNTER 0x0004501c
5056 #define BCE_TXP_CPU_INSTRUCTION 0x00045020
5057 #define BCE_TXP_CPU_DATA_ACCESS 0x00045024
5058 #define BCE_TXP_CPU_INTERRUPT_ENABLE 0x00045028
5059 #define BCE_TXP_CPU_INTERRUPT_VECTOR 0x0004502c
5060 #define BCE_TXP_CPU_INTERRUPT_SAVED_PC 0x00045030
5061 #define BCE_TXP_CPU_HW_BREAKPOINT 0x00045034
5062 #define BCE_TXP_CPU_HW_BREAKPOINT_DISABLE (1L<<0)
5063 #define BCE_TXP_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2)
5065 #define BCE_TXP_CPU_REG_FILE 0x00045200
5066 #define BCE_TXP_FTQ_DATA 0x000453c0
5067 #define BCE_TXP_FTQ_CMD 0x000453f8
5068 #define BCE_TXP_FTQ_CMD_OFFSET (0x3ffL<<0)
5069 #define BCE_TXP_FTQ_CMD_WR_TOP (1L<<10)
5070 #define BCE_TXP_FTQ_CMD_WR_TOP_0 (0L<<10)
5071 #define BCE_TXP_FTQ_CMD_WR_TOP_1 (1L<<10)
5072 #define BCE_TXP_FTQ_CMD_SFT_RESET (1L<<25)
5073 #define BCE_TXP_FTQ_CMD_RD_DATA (1L<<26)
5074 #define BCE_TXP_FTQ_CMD_ADD_INTERVEN (1L<<27)
5075 #define BCE_TXP_FTQ_CMD_ADD_DATA (1L<<28)
5076 #define BCE_TXP_FTQ_CMD_INTERVENE_CLR (1L<<29)
5077 #define BCE_TXP_FTQ_CMD_POP (1L<<30)
5078 #define BCE_TXP_FTQ_CMD_BUSY (1L<<31)
5080 #define BCE_TXP_FTQ_CTL 0x000453fc
5081 #define BCE_TXP_FTQ_CTL_INTERVENE (1L<<0)
5082 #define BCE_TXP_FTQ_CTL_OVERFLOW (1L<<1)
5083 #define BCE_TXP_FTQ_CTL_FORCE_INTERVENE (1L<<2)
5084 #define BCE_TXP_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
5085 #define BCE_TXP_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
5087 #define BCE_TXP_SCRATCH 0x00060000
5091 * tpat_reg definition
5094 #define BCE_TPAT_CPU_MODE 0x00085000
5095 #define BCE_TPAT_CPU_MODE_LOCAL_RST (1L<<0)
5096 #define BCE_TPAT_CPU_MODE_STEP_ENA (1L<<1)
5097 #define BCE_TPAT_CPU_MODE_PAGE_0_DATA_ENA (1L<<2)
5098 #define BCE_TPAT_CPU_MODE_PAGE_0_INST_ENA (1L<<3)
5099 #define BCE_TPAT_CPU_MODE_MSG_BIT1 (1L<<6)
5100 #define BCE_TPAT_CPU_MODE_INTERRUPT_ENA (1L<<7)
5101 #define BCE_TPAT_CPU_MODE_SOFT_HALT (1L<<10)
5102 #define BCE_TPAT_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11)
5103 #define BCE_TPAT_CPU_MODE_BAD_INST_HALT_ENA (1L<<12)
5104 #define BCE_TPAT_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13)
5105 #define BCE_TPAT_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15)
5107 #define BCE_TPAT_CPU_STATE 0x00085004
5108 #define BCE_TPAT_CPU_STATE_BREAKPOINT (1L<<0)
5109 #define BCE_TPAT_CPU_STATE_BAD_INST_HALTED (1L<<2)
5110 #define BCE_TPAT_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3)
5111 #define BCE_TPAT_CPU_STATE_PAGE_0_INST_HALTED (1L<<4)
5112 #define BCE_TPAT_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5)
5113 #define BCE_TPAT_CPU_STATE_BAD_pc_HALTED (1L<<6)
5114 #define BCE_TPAT_CPU_STATE_ALIGN_HALTED (1L<<7)
5115 #define BCE_TPAT_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
5116 #define BCE_TPAT_CPU_STATE_SOFT_HALTED (1L<<10)
5117 #define BCE_TPAT_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
5118 #define BCE_TPAT_CPU_STATE_INTERRRUPT (1L<<12)
5119 #define BCE_TPAT_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
5120 #define BCE_TPAT_CPU_STATE_INST_FETCH_STALL (1L<<15)
5121 #define BCE_TPAT_CPU_STATE_BLOCKED_READ (1L<<31)
5123 #define BCE_TPAT_CPU_EVENT_MASK 0x00085008
5124 #define BCE_TPAT_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0)
5125 #define BCE_TPAT_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2)
5126 #define BCE_TPAT_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3)
5127 #define BCE_TPAT_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4)
5128 #define BCE_TPAT_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5)
5129 #define BCE_TPAT_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6)
5130 #define BCE_TPAT_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7)
5131 #define BCE_TPAT_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8)
5132 #define BCE_TPAT_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10)
5133 #define BCE_TPAT_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11)
5134 #define BCE_TPAT_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12)
5136 #define BCE_TPAT_CPU_PROGRAM_COUNTER 0x0008501c
5137 #define BCE_TPAT_CPU_INSTRUCTION 0x00085020
5138 #define BCE_TPAT_CPU_DATA_ACCESS 0x00085024
5139 #define BCE_TPAT_CPU_INTERRUPT_ENABLE 0x00085028
5140 #define BCE_TPAT_CPU_INTERRUPT_VECTOR 0x0008502c
5141 #define BCE_TPAT_CPU_INTERRUPT_SAVED_PC 0x00085030
5142 #define BCE_TPAT_CPU_HW_BREAKPOINT 0x00085034
5143 #define BCE_TPAT_CPU_HW_BREAKPOINT_DISABLE (1L<<0)
5144 #define BCE_TPAT_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2)
5146 #define BCE_TPAT_CPU_REG_FILE 0x00085200
5147 #define BCE_TPAT_FTQ_DATA 0x000853c0
5148 #define BCE_TPAT_FTQ_CMD 0x000853f8
5149 #define BCE_TPAT_FTQ_CMD_OFFSET (0x3ffL<<0)
5150 #define BCE_TPAT_FTQ_CMD_WR_TOP (1L<<10)
5151 #define BCE_TPAT_FTQ_CMD_WR_TOP_0 (0L<<10)
5152 #define BCE_TPAT_FTQ_CMD_WR_TOP_1 (1L<<10)
5153 #define BCE_TPAT_FTQ_CMD_SFT_RESET (1L<<25)
5154 #define BCE_TPAT_FTQ_CMD_RD_DATA (1L<<26)
5155 #define BCE_TPAT_FTQ_CMD_ADD_INTERVEN (1L<<27)
5156 #define BCE_TPAT_FTQ_CMD_ADD_DATA (1L<<28)
5157 #define BCE_TPAT_FTQ_CMD_INTERVENE_CLR (1L<<29)
5158 #define BCE_TPAT_FTQ_CMD_POP (1L<<30)
5159 #define BCE_TPAT_FTQ_CMD_BUSY (1L<<31)
5161 #define BCE_TPAT_FTQ_CTL 0x000853fc
5162 #define BCE_TPAT_FTQ_CTL_INTERVENE (1L<<0)
5163 #define BCE_TPAT_FTQ_CTL_OVERFLOW (1L<<1)
5164 #define BCE_TPAT_FTQ_CTL_FORCE_INTERVENE (1L<<2)
5165 #define BCE_TPAT_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
5166 #define BCE_TPAT_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
5168 #define BCE_TPAT_SCRATCH 0x000a0000
5172 * rxp_reg definition
5175 #define BCE_RXP_CPU_MODE 0x000c5000
5176 #define BCE_RXP_CPU_MODE_LOCAL_RST (1L<<0)
5177 #define BCE_RXP_CPU_MODE_STEP_ENA (1L<<1)
5178 #define BCE_RXP_CPU_MODE_PAGE_0_DATA_ENA (1L<<2)
5179 #define BCE_RXP_CPU_MODE_PAGE_0_INST_ENA (1L<<3)
5180 #define BCE_RXP_CPU_MODE_MSG_BIT1 (1L<<6)
5181 #define BCE_RXP_CPU_MODE_INTERRUPT_ENA (1L<<7)
5182 #define BCE_RXP_CPU_MODE_SOFT_HALT (1L<<10)
5183 #define BCE_RXP_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11)
5184 #define BCE_RXP_CPU_MODE_BAD_INST_HALT_ENA (1L<<12)
5185 #define BCE_RXP_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13)
5186 #define BCE_RXP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15)
5188 #define BCE_RXP_CPU_STATE 0x000c5004
5189 #define BCE_RXP_CPU_STATE_BREAKPOINT (1L<<0)
5190 #define BCE_RXP_CPU_STATE_BAD_INST_HALTED (1L<<2)
5191 #define BCE_RXP_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3)
5192 #define BCE_RXP_CPU_STATE_PAGE_0_INST_HALTED (1L<<4)
5193 #define BCE_RXP_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5)
5194 #define BCE_RXP_CPU_STATE_BAD_pc_HALTED (1L<<6)
5195 #define BCE_RXP_CPU_STATE_ALIGN_HALTED (1L<<7)
5196 #define BCE_RXP_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
5197 #define BCE_RXP_CPU_STATE_SOFT_HALTED (1L<<10)
5198 #define BCE_RXP_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
5199 #define BCE_RXP_CPU_STATE_INTERRRUPT (1L<<12)
5200 #define BCE_RXP_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
5201 #define BCE_RXP_CPU_STATE_INST_FETCH_STALL (1L<<15)
5202 #define BCE_RXP_CPU_STATE_BLOCKED_READ (1L<<31)
5204 #define BCE_RXP_CPU_EVENT_MASK 0x000c5008
5205 #define BCE_RXP_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0)
5206 #define BCE_RXP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2)
5207 #define BCE_RXP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3)
5208 #define BCE_RXP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4)
5209 #define BCE_RXP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5)
5210 #define BCE_RXP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6)
5211 #define BCE_RXP_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7)
5212 #define BCE_RXP_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8)
5213 #define BCE_RXP_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10)
5214 #define BCE_RXP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11)
5215 #define BCE_RXP_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12)
5217 #define BCE_RXP_CPU_PROGRAM_COUNTER 0x000c501c
5218 #define BCE_RXP_CPU_INSTRUCTION 0x000c5020
5219 #define BCE_RXP_CPU_DATA_ACCESS 0x000c5024
5220 #define BCE_RXP_CPU_INTERRUPT_ENABLE 0x000c5028
5221 #define BCE_RXP_CPU_INTERRUPT_VECTOR 0x000c502c
5222 #define BCE_RXP_CPU_INTERRUPT_SAVED_PC 0x000c5030
5223 #define BCE_RXP_CPU_HW_BREAKPOINT 0x000c5034
5224 #define BCE_RXP_CPU_HW_BREAKPOINT_DISABLE (1L<<0)
5225 #define BCE_RXP_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2)
5227 #define BCE_RXP_CPU_REG_FILE 0x000c5200
5228 #define BCE_RXP_CFTQ_DATA 0x000c5380
5229 #define BCE_RXP_CFTQ_CMD 0x000c53b8
5230 #define BCE_RXP_CFTQ_CMD_OFFSET (0x3ffL<<0)
5231 #define BCE_RXP_CFTQ_CMD_WR_TOP (1L<<10)
5232 #define BCE_RXP_CFTQ_CMD_WR_TOP_0 (0L<<10)
5233 #define BCE_RXP_CFTQ_CMD_WR_TOP_1 (1L<<10)
5234 #define BCE_RXP_CFTQ_CMD_SFT_RESET (1L<<25)
5235 #define BCE_RXP_CFTQ_CMD_RD_DATA (1L<<26)
5236 #define BCE_RXP_CFTQ_CMD_ADD_INTERVEN (1L<<27)
5237 #define BCE_RXP_CFTQ_CMD_ADD_DATA (1L<<28)
5238 #define BCE_RXP_CFTQ_CMD_INTERVENE_CLR (1L<<29)
5239 #define BCE_RXP_CFTQ_CMD_POP (1L<<30)
5240 #define BCE_RXP_CFTQ_CMD_BUSY (1L<<31)
5242 #define BCE_RXP_CFTQ_CTL 0x000c53bc
5243 #define BCE_RXP_CFTQ_CTL_INTERVENE (1L<<0)
5244 #define BCE_RXP_CFTQ_CTL_OVERFLOW (1L<<1)
5245 #define BCE_RXP_CFTQ_CTL_FORCE_INTERVENE (1L<<2)
5246 #define BCE_RXP_CFTQ_CTL_MAX_DEPTH (0x3ffL<<12)
5247 #define BCE_RXP_CFTQ_CTL_CUR_DEPTH (0x3ffL<<22)
5249 #define BCE_RXP_FTQ_DATA 0x000c53c0
5250 #define BCE_RXP_FTQ_CMD 0x000c53f8
5251 #define BCE_RXP_FTQ_CMD_OFFSET (0x3ffL<<0)
5252 #define BCE_RXP_FTQ_CMD_WR_TOP (1L<<10)
5253 #define BCE_RXP_FTQ_CMD_WR_TOP_0 (0L<<10)
5254 #define BCE_RXP_FTQ_CMD_WR_TOP_1 (1L<<10)
5255 #define BCE_RXP_FTQ_CMD_SFT_RESET (1L<<25)
5256 #define BCE_RXP_FTQ_CMD_RD_DATA (1L<<26)
5257 #define BCE_RXP_FTQ_CMD_ADD_INTERVEN (1L<<27)
5258 #define BCE_RXP_FTQ_CMD_ADD_DATA (1L<<28)
5259 #define BCE_RXP_FTQ_CMD_INTERVENE_CLR (1L<<29)
5260 #define BCE_RXP_FTQ_CMD_POP (1L<<30)
5261 #define BCE_RXP_FTQ_CMD_BUSY (1L<<31)
5263 #define BCE_RXP_FTQ_CTL 0x000c53fc
5264 #define BCE_RXP_FTQ_CTL_INTERVENE (1L<<0)
5265 #define BCE_RXP_FTQ_CTL_OVERFLOW (1L<<1)
5266 #define BCE_RXP_FTQ_CTL_FORCE_INTERVENE (1L<<2)
5267 #define BCE_RXP_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
5268 #define BCE_RXP_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
5270 #define BCE_RXP_SCRATCH 0x000e0000
5274 * com_reg definition
5277 #define BCE_COM_CPU_MODE 0x00105000
5278 #define BCE_COM_CPU_MODE_LOCAL_RST (1L<<0)
5279 #define BCE_COM_CPU_MODE_STEP_ENA (1L<<1)
5280 #define BCE_COM_CPU_MODE_PAGE_0_DATA_ENA (1L<<2)
5281 #define BCE_COM_CPU_MODE_PAGE_0_INST_ENA (1L<<3)
5282 #define BCE_COM_CPU_MODE_MSG_BIT1 (1L<<6)
5283 #define BCE_COM_CPU_MODE_INTERRUPT_ENA (1L<<7)
5284 #define BCE_COM_CPU_MODE_SOFT_HALT (1L<<10)
5285 #define BCE_COM_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11)
5286 #define BCE_COM_CPU_MODE_BAD_INST_HALT_ENA (1L<<12)
5287 #define BCE_COM_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13)
5288 #define BCE_COM_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15)
5290 #define BCE_COM_CPU_STATE 0x00105004
5291 #define BCE_COM_CPU_STATE_BREAKPOINT (1L<<0)
5292 #define BCE_COM_CPU_STATE_BAD_INST_HALTED (1L<<2)
5293 #define BCE_COM_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3)
5294 #define BCE_COM_CPU_STATE_PAGE_0_INST_HALTED (1L<<4)
5295 #define BCE_COM_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5)
5296 #define BCE_COM_CPU_STATE_BAD_pc_HALTED (1L<<6)
5297 #define BCE_COM_CPU_STATE_ALIGN_HALTED (1L<<7)
5298 #define BCE_COM_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
5299 #define BCE_COM_CPU_STATE_SOFT_HALTED (1L<<10)
5300 #define BCE_COM_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
5301 #define BCE_COM_CPU_STATE_INTERRRUPT (1L<<12)
5302 #define BCE_COM_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
5303 #define BCE_COM_CPU_STATE_INST_FETCH_STALL (1L<<15)
5304 #define BCE_COM_CPU_STATE_BLOCKED_READ (1L<<31)
5306 #define BCE_COM_CPU_EVENT_MASK 0x00105008
5307 #define BCE_COM_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0)
5308 #define BCE_COM_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2)
5309 #define BCE_COM_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3)
5310 #define BCE_COM_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4)
5311 #define BCE_COM_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5)
5312 #define BCE_COM_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6)
5313 #define BCE_COM_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7)
5314 #define BCE_COM_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8)
5315 #define BCE_COM_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10)
5316 #define BCE_COM_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11)
5317 #define BCE_COM_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12)
5319 #define BCE_COM_CPU_PROGRAM_COUNTER 0x0010501c
5320 #define BCE_COM_CPU_INSTRUCTION 0x00105020
5321 #define BCE_COM_CPU_DATA_ACCESS 0x00105024
5322 #define BCE_COM_CPU_INTERRUPT_ENABLE 0x00105028
5323 #define BCE_COM_CPU_INTERRUPT_VECTOR 0x0010502c
5324 #define BCE_COM_CPU_INTERRUPT_SAVED_PC 0x00105030
5325 #define BCE_COM_CPU_HW_BREAKPOINT 0x00105034
5326 #define BCE_COM_CPU_HW_BREAKPOINT_DISABLE (1L<<0)
5327 #define BCE_COM_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2)
5329 #define BCE_COM_CPU_REG_FILE 0x00105200
5330 #define BCE_COM_COMXQ_FTQ_DATA 0x00105340
5331 #define BCE_COM_COMXQ_FTQ_CMD 0x00105378
5332 #define BCE_COM_COMXQ_FTQ_CMD_OFFSET (0x3ffL<<0)
5333 #define BCE_COM_COMXQ_FTQ_CMD_WR_TOP (1L<<10)
5334 #define BCE_COM_COMXQ_FTQ_CMD_WR_TOP_0 (0L<<10)
5335 #define BCE_COM_COMXQ_FTQ_CMD_WR_TOP_1 (1L<<10)
5336 #define BCE_COM_COMXQ_FTQ_CMD_SFT_RESET (1L<<25)
5337 #define BCE_COM_COMXQ_FTQ_CMD_RD_DATA (1L<<26)
5338 #define BCE_COM_COMXQ_FTQ_CMD_ADD_INTERVEN (1L<<27)
5339 #define BCE_COM_COMXQ_FTQ_CMD_ADD_DATA (1L<<28)
5340 #define BCE_COM_COMXQ_FTQ_CMD_INTERVENE_CLR (1L<<29)
5341 #define BCE_COM_COMXQ_FTQ_CMD_POP (1L<<30)
5342 #define BCE_COM_COMXQ_FTQ_CMD_BUSY (1L<<31)
5344 #define BCE_COM_COMXQ_FTQ_CTL 0x0010537c
5345 #define BCE_COM_COMXQ_FTQ_CTL_INTERVENE (1L<<0)
5346 #define BCE_COM_COMXQ_FTQ_CTL_OVERFLOW (1L<<1)
5347 #define BCE_COM_COMXQ_FTQ_CTL_FORCE_INTERVENE (1L<<2)
5348 #define BCE_COM_COMXQ_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
5349 #define BCE_COM_COMXQ_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
5351 #define BCE_COM_COMTQ_FTQ_DATA 0x00105380
5352 #define BCE_COM_COMTQ_FTQ_CMD 0x001053b8
5353 #define BCE_COM_COMTQ_FTQ_CMD_OFFSET (0x3ffL<<0)
5354 #define BCE_COM_COMTQ_FTQ_CMD_WR_TOP (1L<<10)
5355 #define BCE_COM_COMTQ_FTQ_CMD_WR_TOP_0 (0L<<10)
5356 #define BCE_COM_COMTQ_FTQ_CMD_WR_TOP_1 (1L<<10)
5357 #define BCE_COM_COMTQ_FTQ_CMD_SFT_RESET (1L<<25)
5358 #define BCE_COM_COMTQ_FTQ_CMD_RD_DATA (1L<<26)
5359 #define BCE_COM_COMTQ_FTQ_CMD_ADD_INTERVEN (1L<<27)
5360 #define BCE_COM_COMTQ_FTQ_CMD_ADD_DATA (1L<<28)
5361 #define BCE_COM_COMTQ_FTQ_CMD_INTERVENE_CLR (1L<<29)
5362 #define BCE_COM_COMTQ_FTQ_CMD_POP (1L<<30)
5363 #define BCE_COM_COMTQ_FTQ_CMD_BUSY (1L<<31)
5365 #define BCE_COM_COMTQ_FTQ_CTL 0x001053bc
5366 #define BCE_COM_COMTQ_FTQ_CTL_INTERVENE (1L<<0)
5367 #define BCE_COM_COMTQ_FTQ_CTL_OVERFLOW (1L<<1)
5368 #define BCE_COM_COMTQ_FTQ_CTL_FORCE_INTERVENE (1L<<2)
5369 #define BCE_COM_COMTQ_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
5370 #define BCE_COM_COMTQ_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
5372 #define BCE_COM_COMQ_FTQ_DATA 0x001053c0
5373 #define BCE_COM_COMQ_FTQ_CMD 0x001053f8
5374 #define BCE_COM_COMQ_FTQ_CMD_OFFSET (0x3ffL<<0)
5375 #define BCE_COM_COMQ_FTQ_CMD_WR_TOP (1L<<10)
5376 #define BCE_COM_COMQ_FTQ_CMD_WR_TOP_0 (0L<<10)
5377 #define BCE_COM_COMQ_FTQ_CMD_WR_TOP_1 (1L<<10)
5378 #define BCE_COM_COMQ_FTQ_CMD_SFT_RESET (1L<<25)
5379 #define BCE_COM_COMQ_FTQ_CMD_RD_DATA (1L<<26)
5380 #define BCE_COM_COMQ_FTQ_CMD_ADD_INTERVEN (1L<<27)
5381 #define BCE_COM_COMQ_FTQ_CMD_ADD_DATA (1L<<28)
5382 #define BCE_COM_COMQ_FTQ_CMD_INTERVENE_CLR (1L<<29)
5383 #define BCE_COM_COMQ_FTQ_CMD_POP (1L<<30)
5384 #define BCE_COM_COMQ_FTQ_CMD_BUSY (1L<<31)
5386 #define BCE_COM_COMQ_FTQ_CTL 0x001053fc
5387 #define BCE_COM_COMQ_FTQ_CTL_INTERVENE (1L<<0)
5388 #define BCE_COM_COMQ_FTQ_CTL_OVERFLOW (1L<<1)
5389 #define BCE_COM_COMQ_FTQ_CTL_FORCE_INTERVENE (1L<<2)
5390 #define BCE_COM_COMQ_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
5391 #define BCE_COM_COMQ_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
5393 #define BCE_COM_SCRATCH 0x00120000
5400 #define BCE_CP_CPU_MODE 0x00185000
5401 #define BCE_CP_CPU_MODE_LOCAL_RST (1L<<0)
5402 #define BCE_CP_CPU_MODE_STEP_ENA (1L<<1)
5403 #define BCE_CP_CPU_MODE_PAGE_0_DATA_ENA (1L<<2)
5404 #define BCE_CP_CPU_MODE_PAGE_0_INST_ENA (1L<<3)
5405 #define BCE_CP_CPU_MODE_MSG_BIT1 (1L<<6)
5406 #define BCE_CP_CPU_MODE_INTERRUPT_ENA (1L<<7)
5407 #define BCE_CP_CPU_MODE_SOFT_HALT (1L<<10)
5408 #define BCE_CP_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11)
5409 #define BCE_CP_CPU_MODE_BAD_INST_HALT_ENA (1L<<12)
5410 #define BCE_CP_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13)
5411 #define BCE_CP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15)
5413 #define BCE_CP_CPU_STATE 0x00185004
5414 #define BCE_CP_CPU_STATE_BREAKPOINT (1L<<0)
5415 #define BCE_CP_CPU_STATE_BAD_INST_HALTED (1L<<2)
5416 #define BCE_CP_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3)
5417 #define BCE_CP_CPU_STATE_PAGE_0_INST_HALTED (1L<<4)
5418 #define BCE_CP_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5)
5419 #define BCE_CP_CPU_STATE_BAD_pc_HALTED (1L<<6)
5420 #define BCE_CP_CPU_STATE_ALIGN_HALTED (1L<<7)
5421 #define BCE_CP_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
5422 #define BCE_CP_CPU_STATE_SOFT_HALTED (1L<<10)
5423 #define BCE_CP_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
5424 #define BCE_CP_CPU_STATE_INTERRRUPT (1L<<12)
5425 #define BCE_CP_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
5426 #define BCE_CP_CPU_STATE_INST_FETCH_STALL (1L<<15)
5427 #define BCE_CP_CPU_STATE_BLOCKED_READ (1L<<31)
5429 #define BCE_CP_CPU_EVENT_MASK 0x00185008
5430 #define BCE_CP_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0)
5431 #define BCE_CP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2)
5432 #define BCE_CP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3)
5433 #define BCE_CP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4)
5434 #define BCE_CP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5)
5435 #define BCE_CP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6)
5436 #define BCE_CP_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7)
5437 #define BCE_CP_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8)
5438 #define BCE_CP_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10)
5439 #define BCE_CP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11)
5440 #define BCE_CP_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12)
5442 #define BCE_CP_CPU_PROGRAM_COUNTER 0x0018501c
5443 #define BCE_CP_CPU_INSTRUCTION 0x00185020
5444 #define BCE_CP_CPU_DATA_ACCESS 0x00185024
5445 #define BCE_CP_CPU_INTERRUPT_ENABLE 0x00185028
5446 #define BCE_CP_CPU_INTERRUPT_VECTOR 0x0018502c
5447 #define BCE_CP_CPU_INTERRUPT_SAVED_PC 0x00185030
5448 #define BCE_CP_CPU_HW_BREAKPOINT 0x00185034
5449 #define BCE_CP_CPU_HW_BREAKPOINT_DISABLE (1L<<0)
5450 #define BCE_CP_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2)
5452 #define BCE_CP_CPU_REG_FILE 0x00185200
5453 #define BCE_CP_CPQ_FTQ_DATA 0x001853c0
5454 #define BCE_CP_CPQ_FTQ_CMD 0x001853f8
5455 #define BCE_CP_CPQ_FTQ_CMD_OFFSET (0x3ffL<<0)
5456 #define BCE_CP_CPQ_FTQ_CMD_WR_TOP (1L<<10)
5457 #define BCE_CP_CPQ_FTQ_CMD_WR_TOP_0 (0L<<10)
5458 #define BCE_CP_CPQ_FTQ_CMD_WR_TOP_1 (1L<<10)
5459 #define BCE_CP_CPQ_FTQ_CMD_SFT_RESET (1L<<25)
5460 #define BCE_CP_CPQ_FTQ_CMD_RD_DATA (1L<<26)
5461 #define BCE_CP_CPQ_FTQ_CMD_ADD_INTERVEN (1L<<27)
5462 #define BCE_CP_CPQ_FTQ_CMD_ADD_DATA (1L<<28)
5463 #define BCE_CP_CPQ_FTQ_CMD_INTERVENE_CLR (1L<<29)
5464 #define BCE_CP_CPQ_FTQ_CMD_POP (1L<<30)
5465 #define BCE_CP_CPQ_FTQ_CMD_BUSY (1L<<31)
5467 #define BCE_CP_CPQ_FTQ_CTL 0x001853fc
5468 #define BCE_CP_CPQ_FTQ_CTL_INTERVENE (1L<<0)
5469 #define BCE_CP_CPQ_FTQ_CTL_OVERFLOW (1L<<1)
5470 #define BCE_CP_CPQ_FTQ_CTL_FORCE_INTERVENE (1L<<2)
5471 #define BCE_CP_CPQ_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
5472 #define BCE_CP_CPQ_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
5474 #define BCE_CP_SCRATCH 0x001a0000
5478 * mcp_reg definition
5481 #define BCE_MCP_CPU_MODE 0x00145000
5482 #define BCE_MCP_CPU_MODE_LOCAL_RST (1L<<0)
5483 #define BCE_MCP_CPU_MODE_STEP_ENA (1L<<1)
5484 #define BCE_MCP_CPU_MODE_PAGE_0_DATA_ENA (1L<<2)
5485 #define BCE_MCP_CPU_MODE_PAGE_0_INST_ENA (1L<<3)
5486 #define BCE_MCP_CPU_MODE_MSG_BIT1 (1L<<6)
5487 #define BCE_MCP_CPU_MODE_INTERRUPT_ENA (1L<<7)
5488 #define BCE_MCP_CPU_MODE_SOFT_HALT (1L<<10)
5489 #define BCE_MCP_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11)
5490 #define BCE_MCP_CPU_MODE_BAD_INST_HALT_ENA (1L<<12)
5491 #define BCE_MCP_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13)
5492 #define BCE_MCP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15)
5494 #define BCE_MCP_CPU_STATE 0x00145004
5495 #define BCE_MCP_CPU_STATE_BREAKPOINT (1L<<0)
5496 #define BCE_MCP_CPU_STATE_BAD_INST_HALTED (1L<<2)
5497 #define BCE_MCP_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3)
5498 #define BCE_MCP_CPU_STATE_PAGE_0_INST_HALTED (1L<<4)
5499 #define BCE_MCP_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5)
5500 #define BCE_MCP_CPU_STATE_BAD_pc_HALTED (1L<<6)
5501 #define BCE_MCP_CPU_STATE_ALIGN_HALTED (1L<<7)
5502 #define BCE_MCP_CPU_STATE_FIO_ABORT_HALTED (1L<<8)
5503 #define BCE_MCP_CPU_STATE_SOFT_HALTED (1L<<10)
5504 #define BCE_MCP_CPU_STATE_SPAD_UNDERFLOW (1L<<11)
5505 #define BCE_MCP_CPU_STATE_INTERRRUPT (1L<<12)
5506 #define BCE_MCP_CPU_STATE_DATA_ACCESS_STALL (1L<<14)
5507 #define BCE_MCP_CPU_STATE_INST_FETCH_STALL (1L<<15)
5508 #define BCE_MCP_CPU_STATE_BLOCKED_READ (1L<<31)
5510 #define BCE_MCP_CPU_EVENT_MASK 0x00145008
5511 #define BCE_MCP_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0)
5512 #define BCE_MCP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2)
5513 #define BCE_MCP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3)
5514 #define BCE_MCP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4)
5515 #define BCE_MCP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5)
5516 #define BCE_MCP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6)
5517 #define BCE_MCP_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7)
5518 #define BCE_MCP_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8)
5519 #define BCE_MCP_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10)
5520 #define BCE_MCP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11)
5521 #define BCE_MCP_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12)
5523 #define BCE_MCP_CPU_PROGRAM_COUNTER 0x0014501c
5524 #define BCE_MCP_CPU_INSTRUCTION 0x00145020
5525 #define BCE_MCP_CPU_DATA_ACCESS 0x00145024
5526 #define BCE_MCP_CPU_INTERRUPT_ENABLE 0x00145028
5527 #define BCE_MCP_CPU_INTERRUPT_VECTOR 0x0014502c
5528 #define BCE_MCP_CPU_INTERRUPT_SAVED_PC 0x00145030
5529 #define BCE_MCP_CPU_HW_BREAKPOINT 0x00145034
5530 #define BCE_MCP_CPU_HW_BREAKPOINT_DISABLE (1L<<0)
5531 #define BCE_MCP_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2)
5533 #define BCE_MCP_CPU_REG_FILE 0x00145200
5534 #define BCE_MCP_MCPQ_FTQ_DATA 0x001453c0
5535 #define BCE_MCP_MCPQ_FTQ_CMD 0x001453f8
5536 #define BCE_MCP_MCPQ_FTQ_CMD_OFFSET (0x3ffL<<0)
5537 #define BCE_MCP_MCPQ_FTQ_CMD_WR_TOP (1L<<10)
5538 #define BCE_MCP_MCPQ_FTQ_CMD_WR_TOP_0 (0L<<10)
5539 #define BCE_MCP_MCPQ_FTQ_CMD_WR_TOP_1 (1L<<10)
5540 #define BCE_MCP_MCPQ_FTQ_CMD_SFT_RESET (1L<<25)
5541 #define BCE_MCP_MCPQ_FTQ_CMD_RD_DATA (1L<<26)
5542 #define BCE_MCP_MCPQ_FTQ_CMD_ADD_INTERVEN (1L<<27)
5543 #define BCE_MCP_MCPQ_FTQ_CMD_ADD_DATA (1L<<28)
5544 #define BCE_MCP_MCPQ_FTQ_CMD_INTERVENE_CLR (1L<<29)
5545 #define BCE_MCP_MCPQ_FTQ_CMD_POP (1L<<30)
5546 #define BCE_MCP_MCPQ_FTQ_CMD_BUSY (1L<<31)
5548 #define BCE_MCP_MCPQ_FTQ_CTL 0x001453fc
5549 #define BCE_MCP_MCPQ_FTQ_CTL_INTERVENE (1L<<0)
5550 #define BCE_MCP_MCPQ_FTQ_CTL_OVERFLOW (1L<<1)
5551 #define BCE_MCP_MCPQ_FTQ_CTL_FORCE_INTERVENE (1L<<2)
5552 #define BCE_MCP_MCPQ_FTQ_CTL_MAX_DEPTH (0x3ffL<<12)
5553 #define BCE_MCP_MCPQ_FTQ_CTL_CUR_DEPTH (0x3ffL<<22)
5555 #define BCE_MCP_ROM 0x00150000
5556 #define BCE_MCP_SCRATCH 0x00160000
5558 #define BCE_SHM_HDR_SIGNATURE BCE_MCP_SCRATCH
5559 #define BCE_SHM_HDR_SIGNATURE_SIG_MASK 0xffff0000
5560 #define BCE_SHM_HDR_SIGNATURE_SIG 0x53530000
5561 #define BCE_SHM_HDR_SIGNATURE_VER_MASK 0x000000ff
5562 #define BCE_SHM_HDR_SIGNATURE_VER_ONE 0x00000001
5564 #define BCE_SHM_HDR_ADDR_0 BCE_MCP_SCRATCH + 4
5565 #define BCE_SHM_HDR_ADDR_1 BCE_MCP_SCRATCH + 8
5567 /****************************************************************************/
5568 /* End machine generated definitions. */
5569 /****************************************************************************/
5571 /****************************************************************************/
5572 /* Begin firmware definitions. */
5573 /****************************************************************************/
5574 /* The following definitions refer to pre-defined locations in processor */
5575 /* memory space which allows the driver to enable particular functionality */
5576 /* within the firmware or read specfic information about the running */
5578 /****************************************************************************/
5581 * Perfect match control register.
5582 * 0 = Default. All received unicst packets matching MAC address
5583 * BCE_EMAC_MAC_MATCH[0:1,8:9,10:11,12:13,14:15] are sent to receive queue
5584 * 0, all other perfect match registers are reserved.
5585 * 1 = All received unicast packets matching MAC address
5586 * BCE_EMAC_MAC_MATCH[0:1] are mapped to receive queue 0,
5587 * BCE_EMAC_MAC_MATCH[2:3] is mapped to receive queue 1, etc.
5588 * 2 = All received unicast packets matching any BCE_EMAC_MAC_MATCH[] register
5589 * are sent to receive queue 0.
5591 #define BCE_RXP_PM_CTRL 0x0e00d0
5594 * This firmware statistic records the number of frames that
5595 * were dropped because there were no buffers available in the
5598 #define BCE_COM_NO_BUFFERS 0x120084
5599 /****************************************************************************/
5600 /* End firmware definitions. */
5601 /****************************************************************************/
5603 #define NUM_MC_HASH_REGISTERS 8
5606 /* PHY_ID1: bits 31-16; PHY_ID2: bits 15-0. */
5607 #define PHY_BCM5706_PHY_ID 0x00206160
5609 #define PHY_ID(id) ((id) & 0xfffffff0)
5610 #define PHY_REV_ID(id) ((id) & 0xf)
5612 /* 5708 Serdes PHY registers */
5614 #define BCM5708S_UP1 0xb
5616 #define BCM5708S_UP1_2G5 0x1
5618 #define BCM5708S_BLK_ADDR 0x1f
5620 #define BCM5708S_BLK_ADDR_DIG 0x0000
5621 #define BCM5708S_BLK_ADDR_DIG3 0x0002
5622 #define BCM5708S_BLK_ADDR_TX_MISC 0x0005
5625 #define BCM5708S_1000X_CTL1 0x10
5627 #define BCM5708S_1000X_CTL1_FIBER_MODE 0x0001
5628 #define BCM5708S_1000X_CTL1_AUTODET_EN 0x0010
5630 #define BCM5708S_1000X_CTL2 0x11
5632 #define BCM5708S_1000X_CTL2_PLLEL_DET_EN 0x0001
5634 #define BCM5708S_1000X_STAT1 0x14
5636 #define BCM5708S_1000X_STAT1_SGMII 0x0001
5637 #define BCM5708S_1000X_STAT1_LINK 0x0002
5638 #define BCM5708S_1000X_STAT1_FD 0x0004
5639 #define BCM5708S_1000X_STAT1_SPEED_MASK 0x0018
5640 #define BCM5708S_1000X_STAT1_SPEED_10 0x0000
5641 #define BCM5708S_1000X_STAT1_SPEED_100 0x0008
5642 #define BCM5708S_1000X_STAT1_SPEED_1G 0x0010
5643 #define BCM5708S_1000X_STAT1_SPEED_2G5 0x0018
5644 #define BCM5708S_1000X_STAT1_TX_PAUSE 0x0020
5645 #define BCM5708S_1000X_STAT1_RX_PAUSE 0x0040
5647 /* Digital3 Block */
5648 #define BCM5708S_DIG_3_0 0x10
5650 #define BCM5708S_DIG_3_0_USE_IEEE 0x0001
5653 #define BCM5708S_TX_ACTL1 0x15
5655 #define BCM5708S_TX_ACTL1_DRIVER_VCM 0x30
5657 #define BCM5708S_TX_ACTL3 0x17
5659 #define RX_COPY_THRESH 92
5661 #define DMA_READ_CHANS 5
5662 #define DMA_WRITE_CHANS 3
5664 /* Use the natural page size of the host CPU. */
5665 /* XXX: This has only been tested on x86_64/i386 systems using 4KB pages. */
5666 #define BCM_PAGE_BITS PAGE_SHIFT
5667 #define BCM_PAGE_SIZE (1 << BCM_PAGE_BITS)
5669 #define BCE_TX_BD_SHIFT 4 /* struct tx_bd */
5670 #define BCE_TX_BD_PAGE_SHIFT (BCM_PAGE_BITS - BCE_TX_BD_SHIFT)
5672 #define BCE_RX_BD_SHIFT 4 /* struct rx_bd */
5673 #define BCE_RX_BD_PAGE_SHIFT (BCM_PAGE_BITS - BCE_RX_BD_SHIFT)
5676 #define TOTAL_TX_BD_PER_PAGE (BCM_PAGE_SIZE / sizeof(struct tx_bd))
5677 #define USABLE_TX_BD_PER_PAGE (TOTAL_TX_BD_PER_PAGE - 1)
5678 #define TOTAL_TX_BD (TOTAL_TX_BD_PER_PAGE * TX_PAGES)
5679 #define USABLE_TX_BD (USABLE_TX_BD_PER_PAGE * TX_PAGES)
5680 #define MAX_TX_BD (TOTAL_TX_BD - 1)
5681 #define BCE_TX_SPARE_SPACE 5
5684 #define TOTAL_RX_BD_PER_PAGE (BCM_PAGE_SIZE / sizeof(struct rx_bd))
5685 #define USABLE_RX_BD_PER_PAGE (TOTAL_RX_BD_PER_PAGE - 1)
5686 #define TOTAL_RX_BD (TOTAL_RX_BD_PER_PAGE * RX_PAGES)
5687 #define USABLE_RX_BD (USABLE_RX_BD_PER_PAGE * RX_PAGES)
5688 #define MAX_RX_BD (TOTAL_RX_BD - 1)
5690 /* Advance to the next tx_bd, skipping any next page pointers. */
5691 #define NEXT_TX_BD(x) \
5692 (((x) & USABLE_TX_BD_PER_PAGE) == (USABLE_TX_BD_PER_PAGE - 1)) ? \
5695 #define TX_CHAIN_IDX(x) ((x) & MAX_TX_BD)
5697 #define TX_PAGE(x) \
5698 (((x) & ~USABLE_TX_BD_PER_PAGE) >> BCE_TX_BD_PAGE_SHIFT)
5699 #define TX_IDX(x) ((x) & USABLE_TX_BD_PER_PAGE)
5701 /* Advance to the next rx_bd, skipping any next page pointers. */
5702 #define NEXT_RX_BD(x) \
5703 (((x) & USABLE_RX_BD_PER_PAGE) == (USABLE_RX_BD_PER_PAGE - 1)) ? \
5706 #define RX_CHAIN_IDX(x) ((x) & MAX_RX_BD)
5708 #define RX_PAGE(x) \
5709 (((x) & ~USABLE_RX_BD_PER_PAGE) >> BCE_RX_BD_PAGE_SHIFT)
5710 #define RX_IDX(x) ((x) & USABLE_RX_BD_PER_PAGE)
5714 #define CTX_SIZE (1 << CTX_SHIFT)
5715 #define CTX_MASK (CTX_SIZE - 1)
5716 #define GET_CID_ADDR(_cid) ((_cid) << CTX_SHIFT)
5717 #define GET_CID(_cid_addr) ((_cid_addr) >> CTX_SHIFT)
5719 #define PHY_CTX_SHIFT 6
5720 #define PHY_CTX_SIZE (1 << PHY_CTX_SHIFT)
5721 #define PHY_CTX_MASK (PHY_CTX_SIZE - 1)
5722 #define GET_PCID_ADDR(_pcid) ((_pcid) << PHY_CTX_SHIFT)
5723 #define GET_PCID(_pcid_addr) ((_pcid_addr) >> PHY_CTX_SHIFT)
5725 #define MB_KERNEL_CTX_SHIFT 8
5726 #define MB_KERNEL_CTX_SIZE (1 << MB_KERNEL_CTX_SHIFT)
5727 #define MB_KERNEL_CTX_MASK (MB_KERNEL_CTX_SIZE - 1)
5728 #define MB_GET_CID_ADDR(_cid) (0x10000 + ((_cid) << MB_KERNEL_CTX_SHIFT))
5730 #define MAX_CID_CNT 0x4000
5731 #define MAX_CID_ADDR (GET_CID_ADDR(MAX_CID_CNT))
5732 #define INVALID_CID_ADDR 0xffffffff
5737 /****************************************************************************/
5738 /* BCE Processor Firmwware Load Definitions */
5739 /****************************************************************************/
5743 uint32_t mode_value_halt;
5744 uint32_t mode_value_sstep;
5747 uint32_t state_value_clear;
5757 uint32_t mips_view_base;
5765 uint32_t start_addr;
5770 uint32_t text_index;
5776 uint32_t data_index;
5782 uint32_t sbss_index;
5791 /* Read-only section. */
5792 uint32_t rodata_addr;
5793 uint32_t rodata_len;
5794 uint32_t rodata_index;
5798 #define RV2P_PROC1 0
5799 #define RV2P_PROC2 1
5801 #define BCE_MIREG(x) ((x & 0x1F) << 16)
5802 #define BCE_MIPHY(x) ((x & 0x1F) << 21)
5803 #define BCE_PHY_TIMEOUT 50
5805 #define BCE_NVRAM_SIZE 0x200
5806 #define BCE_NVRAM_MAGIC 0x669955aa
5807 #define BCE_CRC32_RESIDUAL 0xdebb20e3
5809 #define BCE_TX_TIMEOUT 5
5811 #define BCE_MAX_SEGMENTS 32
5812 #define BCE_DMA_ALIGN 8
5813 #define BCE_DMA_RX_ALIGN 16
5814 #define BCE_DMA_BOUNDARY 0
5816 /* The BCM5708 has a problem with addresses greater that 40bits. */
5817 /* Handle the sizing issue in an architecture agnostic fashion. */
5818 #if (BUS_SPACE_MAXADDR < 0xFFFFFFFFFF)
5819 #define BCE_BUS_SPACE_MAXADDR BUS_SPACE_MAXADDR
5821 #define BCE_BUS_SPACE_MAXADDR 0xFFFFFFFFFF
5825 * XXX Checksum offload involving IP fragments seems to cause problems on
5826 * transmit. Disable it for now, hopefully there will be a more elegant
5830 #define BCE_IF_HWASSIST (CSUM_IP | CSUM_TCP | CSUM_UDP)
5832 #define BCE_IF_HWASSIST (CSUM_TCP | CSUM_UDP)
5835 /* NOTE: This hardware also can do VLAN csum offload */
5836 #define BCE_IF_CAPABILITIES (IFCAP_VLAN_MTU | \
5837 IFCAP_VLAN_HWTAGGING | \
5841 #define BCE_MIN_MTU 60
5842 #define BCE_MIN_ETHER_MTU 64
5844 #define BCE_MAX_STD_MTU 1500
5845 #define BCE_MAX_STD_ETHER_MTU 1518
5846 #define BCE_MAX_STD_ETHER_MTU_VLAN 1522
5848 #define BCE_MAX_JUMBO_MTU 9000
5849 #define BCE_MAX_JUMBO_ETHER_MTU 9018
5850 #define BCE_MAX_JUMBO_ETHER_MTU_VLAN 9022
5853 #define BCE_MAX_MTU ETHER_MAX_LEN_JUMBO + EVL_ENCAPLEN /* 9022 */
5856 /****************************************************************************/
5857 /* BCE Device State Data Structure */
5858 /****************************************************************************/
5860 #define BCE_STATUS_BLK_SZ sizeof(struct status_block)
5861 #define BCE_STATS_BLK_SZ sizeof(struct statistics_block)
5862 #define BCE_TX_CHAIN_PAGE_SZ BCM_PAGE_SIZE
5863 #define BCE_RX_CHAIN_PAGE_SZ BCM_PAGE_SIZE
5864 #define BCE_CTX_BLK_SZ 0x2000
5867 struct arpcom arpcom;
5869 struct resource *bce_res_mem; /* Device resource handle */
5870 bus_space_tag_t bce_btag; /* Device bus tag */
5871 bus_space_handle_t bce_bhandle; /* Device bus handle */
5872 struct resource *bce_res_irq; /* IRQ Resource Handle */
5873 void *bce_intrhand; /* Interrupt handler */
5876 uint32_t bce_chipid;
5878 /* General controller flags. */
5880 #define BCE_PCIX_FLAG 0x00000001
5881 #define BCE_PCI_32BIT_FLAG 0x00000002
5882 #define BCE_ONE_TDMA_FLAG 0x00000004 /* Deprecated */
5883 #define BCE_NO_WOL_FLAG 0x00000008
5884 #define BCE_USING_DAC_FLAG 0x00000010
5885 #define BCE_USING_MSI_FLAG 0x00000020
5886 #define BCE_MFW_ENABLE_FLAG 0x00000040 /* Management F/W is enabled */
5887 #define BCE_PCIE_FLAG 0x00000200
5889 uint32_t bce_cap_flags;
5890 #define BCE_PCIE_CAPABLE_FLAG 0x00000004
5891 #define BCE_PCIX_CAPABLE_FLAG 0x00000008
5893 /* PHY specific flags. */
5894 uint32_t bce_phy_flags;
5895 #define BCE_PHY_SERDES_FLAG 0x001
5896 #define BCE_PHY_CRC_FIX_FLAG 0x002
5897 #define BCE_PHY_PARALLEL_DETECT_FLAG 0x004
5898 #define BCE_PHY_2_5G_CAPABLE_FLAG 0x008
5899 #define BCE_PHY_INT_MODE_MASK_FLAG 0x300
5900 #define BCE_PHY_INT_MODE_AUTO_POLLING_FLAG 0x100
5901 #define BCE_PHY_INT_MODE_LINK_READY_FLAG 0x200
5903 uint16_t bus_speed_mhz; /* PCI bus speed */
5904 uint16_t link_width; /* PCIe link width */
5905 uint16_t link_speed; /* PCIe link speed */
5906 const struct flash_spec *bce_flash_info;/* Flash NVRAM settings */
5907 uint32_t bce_flash_size; /* Flash NVRAM size */
5908 uint32_t bce_shmem_base; /* Shared Memory base address */
5909 uint32_t hc_command; /* BCE_HC_COMMAND cache */
5911 /* Tracks the version of bootcode firmware. */
5912 uint32_t bce_bc_ver;
5915 * Tracks the state of the firmware. 0 = Running while any
5916 * other value indicates that the firmware is not responding.
5918 uint16_t bce_fw_timed_out;
5921 * An incrementing sequence used to coordinate messages passed
5922 * from the driver to the firmware.
5924 uint16_t bce_fw_wr_seq;
5927 * An incrementing sequence used to let the firmware know that
5928 * the driver is still operating. Without the pulse, management
5929 * firmware such as IPMI or UMP will operate in OS absent state.
5931 uint16_t bce_fw_drv_pulse_wr_seq;
5933 u_char eaddr[6]; /* Ethernet MAC address. */
5936 * These setting are used by the host coalescing (HC) block to
5937 * to control how often the status block, statistics block and
5938 * interrupts are generated.
5940 uint32_t bce_tx_quick_cons_trip_int;
5941 uint32_t bce_tx_quick_cons_trip;
5942 uint32_t bce_rx_quick_cons_trip_int;
5943 uint32_t bce_rx_quick_cons_trip;
5944 uint16_t bce_comp_prod_trip_int;
5945 uint16_t bce_comp_prod_trip;
5946 uint32_t bce_tx_ticks_int;
5947 uint32_t bce_tx_ticks;
5948 uint32_t bce_rx_ticks_int;
5949 uint32_t bce_rx_ticks;
5950 uint16_t bce_com_ticks_int;
5951 uint16_t bce_com_ticks;
5952 uint16_t bce_cmd_ticks_int;
5953 uint16_t bce_cmd_ticks;
5954 uint32_t bce_stats_ticks;
5955 uint32_t bce_coalchg_mask; /* BCE_COALMASK_ */
5957 /* The address of the integrated PHY on the MII bus. */
5960 /* The device handle for the MII bus child device. */
5961 device_t bce_miibus;
5963 /* Driver maintained TX chain pointers and byte counter. */
5966 uint32_t rx_prod_bseq; /* Counts the bytes used. */
5969 uint32_t tx_prod_bseq; /* Counts the bytes used. */
5972 struct callout bce_tick_callout;
5973 struct callout bce_pulse_callout;
5975 /* Frame size and mbuf allocation size for RX frames. */
5976 uint32_t max_frame_size;
5977 int mbuf_alloc_size;
5979 /* Receive mode settings (i.e promiscuous, multicast, etc.). */
5982 /* Bus tag for the bce controller. */
5983 bus_dma_tag_t parent_tag;
5985 /* H/W maintained TX buffer descriptor chain structure. */
5986 bus_dma_tag_t tx_bd_chain_tag;
5987 bus_dmamap_t tx_bd_chain_map[TX_PAGES];
5988 struct tx_bd *tx_bd_chain[TX_PAGES];
5989 bus_addr_t tx_bd_chain_paddr[TX_PAGES];
5991 /* H/W maintained RX buffer descriptor chain structure. */
5992 bus_dma_tag_t rx_bd_chain_tag;
5993 bus_dmamap_t rx_bd_chain_map[RX_PAGES];
5994 struct rx_bd *rx_bd_chain[RX_PAGES];
5995 bus_addr_t rx_bd_chain_paddr[RX_PAGES];
5997 /* H/W maintained status block. */
5998 bus_dma_tag_t status_tag;
5999 bus_dmamap_t status_map;
6000 struct status_block *status_block; /* virtual address */
6001 bus_addr_t status_block_paddr; /* Physical address */
6003 /* Driver maintained status block values. */
6004 uint16_t last_status_idx;
6005 uint16_t hw_rx_cons;
6006 uint16_t hw_tx_cons;
6008 /* H/W maintained statistics block. */
6009 bus_dma_tag_t stats_tag;
6010 bus_dmamap_t stats_map;
6011 struct statistics_block *stats_block; /* Virtual address */
6012 bus_addr_t stats_block_paddr; /* Physical address */
6014 #define BCE_CTX_PAGES 4
6015 /* H/W maintained context block. */
6017 bus_dma_tag_t ctx_tag;
6018 /* DRC - Fix hard coded value. */
6019 bus_dmamap_t ctx_map[BCE_CTX_PAGES];
6020 void *ctx_block[BCE_CTX_PAGES]; /* Virtual address */
6021 bus_addr_t ctx_paddr[BCE_CTX_PAGES]; /* Physical address */
6023 /* Bus tag for RX/TX mbufs. */
6024 bus_dma_tag_t rx_mbuf_tag;
6025 bus_dma_tag_t tx_mbuf_tag;
6027 /* S/W maintained mbuf TX chain structure. */
6028 bus_dmamap_t tx_mbuf_map[TOTAL_TX_BD];
6029 struct mbuf *tx_mbuf_ptr[TOTAL_TX_BD];
6031 /* S/W maintained mbuf RX chain structure. */
6032 bus_dmamap_t rx_mbuf_tmpmap;
6033 bus_dmamap_t rx_mbuf_map[TOTAL_RX_BD];
6034 struct mbuf *rx_mbuf_ptr[TOTAL_RX_BD];
6035 bus_addr_t rx_mbuf_paddr[TOTAL_RX_BD];
6037 /* Track the number of rx_bd and tx_bd's in use. */
6038 uint16_t free_rx_bd;
6040 uint16_t used_tx_bd;
6044 struct sysctl_ctx_list bce_sysctl_ctx;
6045 struct sysctl_oid *bce_sysctl_tree;
6047 /* Provides access to hardware statistics through sysctl. */
6048 uint64_t stat_IfHCInOctets;
6049 uint64_t stat_IfHCInBadOctets;
6050 uint64_t stat_IfHCOutOctets;
6051 uint64_t stat_IfHCOutBadOctets;
6052 uint64_t stat_IfHCInUcastPkts;
6053 uint64_t stat_IfHCInMulticastPkts;
6054 uint64_t stat_IfHCInBroadcastPkts;
6055 uint64_t stat_IfHCOutUcastPkts;
6056 uint64_t stat_IfHCOutMulticastPkts;
6057 uint64_t stat_IfHCOutBroadcastPkts;
6059 uint32_t stat_emac_tx_stat_dot3statsinternalmactransmiterrors;
6060 uint32_t stat_Dot3StatsCarrierSenseErrors;
6061 uint32_t stat_Dot3StatsFCSErrors;
6062 uint32_t stat_Dot3StatsAlignmentErrors;
6063 uint32_t stat_Dot3StatsSingleCollisionFrames;
6064 uint32_t stat_Dot3StatsMultipleCollisionFrames;
6065 uint32_t stat_Dot3StatsDeferredTransmissions;
6066 uint32_t stat_Dot3StatsExcessiveCollisions;
6067 uint32_t stat_Dot3StatsLateCollisions;
6068 uint32_t stat_EtherStatsCollisions;
6069 uint32_t stat_EtherStatsFragments;
6070 uint32_t stat_EtherStatsJabbers;
6071 uint32_t stat_EtherStatsUndersizePkts;
6072 uint32_t stat_EtherStatsOverrsizePkts;
6073 uint32_t stat_EtherStatsPktsRx64Octets;
6074 uint32_t stat_EtherStatsPktsRx65Octetsto127Octets;
6075 uint32_t stat_EtherStatsPktsRx128Octetsto255Octets;
6076 uint32_t stat_EtherStatsPktsRx256Octetsto511Octets;
6077 uint32_t stat_EtherStatsPktsRx512Octetsto1023Octets;
6078 uint32_t stat_EtherStatsPktsRx1024Octetsto1522Octets;
6079 uint32_t stat_EtherStatsPktsRx1523Octetsto9022Octets;
6080 uint32_t stat_EtherStatsPktsTx64Octets;
6081 uint32_t stat_EtherStatsPktsTx65Octetsto127Octets;
6082 uint32_t stat_EtherStatsPktsTx128Octetsto255Octets;
6083 uint32_t stat_EtherStatsPktsTx256Octetsto511Octets;
6084 uint32_t stat_EtherStatsPktsTx512Octetsto1023Octets;
6085 uint32_t stat_EtherStatsPktsTx1024Octetsto1522Octets;
6086 uint32_t stat_EtherStatsPktsTx1523Octetsto9022Octets;
6087 uint32_t stat_XonPauseFramesReceived;
6088 uint32_t stat_XoffPauseFramesReceived;
6089 uint32_t stat_OutXonSent;
6090 uint32_t stat_OutXoffSent;
6091 uint32_t stat_FlowControlDone;
6092 uint32_t stat_MacControlFramesReceived;
6093 uint32_t stat_XoffStateEntered;
6094 uint32_t stat_IfInFramesL2FilterDiscards;
6095 uint32_t stat_IfInRuleCheckerDiscards;
6096 uint32_t stat_IfInFTQDiscards;
6097 uint32_t stat_IfInMBUFDiscards;
6098 uint32_t stat_IfInRuleCheckerP4Hit;
6099 uint32_t stat_CatchupInRuleCheckerDiscards;
6100 uint32_t stat_CatchupInFTQDiscards;
6101 uint32_t stat_CatchupInMBUFDiscards;
6102 uint32_t stat_CatchupInRuleCheckerP4Hit;
6104 /* Provides access to certain firmware statistics. */
6105 uint32_t com_no_buffers;
6108 /* Track the number of enqueued mbufs. */
6112 /* Track how many and what type of interrupts are generated. */
6113 uint32_t interrupts_generated;
6114 uint32_t interrupts_handled;
6115 uint32_t rx_interrupts;
6116 uint32_t tx_interrupts;
6118 uint32_t rx_low_watermark; /* Lowest number of rx_bd's free. */
6119 uint32_t rx_empty_count;
6120 uint32_t tx_hi_watermark; /* Greatest number of tx_bd's used. */
6121 uint32_t tx_full_count; /* Number of times the TX chain was full. */
6122 uint32_t mbuf_alloc_failed; /* Mbuf allocation failure counter. */
6123 uint32_t l2fhdr_status_errors;
6124 uint32_t unexpected_attentions;
6125 uint32_t lost_status_block_updates;
6129 #define BCE_COALMASK_TX_BDS_INT 0x01
6130 #define BCE_COALMASK_TX_BDS 0x02
6131 #define BCE_COALMASK_TX_TICKS_INT 0x04
6132 #define BCE_COALMASK_TX_TICKS 0x08
6133 #define BCE_COALMASK_RX_BDS_INT 0x10
6134 #define BCE_COALMASK_RX_BDS 0x20
6135 #define BCE_COALMASK_RX_TICKS_INT 0x40
6136 #define BCE_COALMASK_RX_TICKS 0x80
6138 #endif /* #ifndef _BCE_H_DEFINED */